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ABSTRACT
There is a growing desire to interconnect Local Area 
Networks over large distances, using public data networks. Coupled 
with this desire is the requirement to provide integration of 
different services, such as voice and data.
A system is developed which provides multiple interfaces to 
existing high speed public data networks and supports 
compatibility with ISDNs. Additionally, it provides a versatile 
support mechanism whereby integration of services can be achieved 
simply and quickly. This system is called the High Speed Link 
System.
A range of LAN interconnection methods are examined and 
evaluated. An appropriate LAN interconnection method is nominated. 
Specific problems relating to Remote LAN interconnection over 
public networks are analysed.
The High Speed Link System is used in the development of a 
Remote LAN interconnection system. Major aspects and features of 
this Remote LAN Interconnection system are presented and 
discussed.
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INTRODUCTION
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1.1 INTRODUCTION
Over the last decade the use of Local Area Networks (LANs) 
has become widespread. The major factor in the growing 
acceptance of LANs has been the desire to interconnect separate 
local computing equipment for resource and information sharing [3].
As a result, a number of large organisations, with several 
remotely located branch offices, now find themselves in the 
situation where most of the day-to-day computing is being done 
on separately located LANs in branch offices. The original desire 
for resource and information sharing has now developed into a 
requirement by organisations to interconnect their remotely 
located LANs [4][5][6][7]. Typically, these organisations also wish 
to interconnect other equipment as well. For example, there is 
often a need to interconnect their remotely located branch PABXs.
However, the establishment of private communications 
facilities between remotely located branch offices is usually 
beyond the financial capabilities of all but the largest corporate 
organisations. For the majority of organisations the only 
economically viable interconnection solution is the use of public 
telephone networks.
Public telephone networks have traditionally been established 
to provide voice telephony, and were highly unsuitable for data 
communications. Within the last decade the increasing demand for 
public data communications facilities, coupled with the 
introduction of digital transmission and switching technologies,
3 0009 02898 4388
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has brought about the establishment of a number of specialised 
public data networks.
The current situation is that these data networks are 
being used by organisations to accomplish their interconnections. 
LAN interconnection can be accomplished using leased digital 
lines (low or high speed). Typically, in Australia, these digital lines 
will be provided by the Digital Data Service (DDS). Separate 
specialised equipment, such as a stand-alone bridge with the 
appropriate digital line interface, will also be required. The 
Brouter, marketed by Rad Network Devices, is an example of such a 
device [40]. Digital PABX interconnection typically occurs over 
high speed data links, such as PCM 30 or PCM 24 links. Particularly, 
in Australia, interconnection of Digital PABXs occurs using the 
Megalink 2 service [29]. Other interconnections, such as 
intermittent file transfers or control/telemetry transfer, are 
accomplished over low speed data links or the public packet 
switched network. DATEL, DDS or Austpac are used in Australia 
[22][28]. Separate equipment, to interface to the particular link, is 
required.
Thus, the current situation is that remote LAN, PABX and 
data interconnections are performed using separate and
specialised equipment over a number of dedicated and specialised 
public networks, as shown in Figure 1.1.
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Figure 1.1 Separate Multiple Interconnections
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Obviously the ability to integrate these separate
interconnections is an attractive proposition [18]. Integration
can be approached from a number of viewpoints. Integration can be 
achieved by configuring the users own equipment to perform an 
integration function. A number of currently available 
multiplexers and concentrators can be used to integrate separate 
services onto the one high speed public data communications link. 
Examples of this type of equipment include Grangers CP2000 
multiplexer [41], and Pirelli's Lance 2000 multiplexer [42]. These 
are stand-alone multiplexers operating over high speed data links, 
2048kbps or 1544kbps, offering a number of inputs for data or 
voice.
The current trend initiated by network providers is the 
provision of a public network that provides service integration, 
the Integrated Services Digital Network (ISDN) [19][20] 
[21][23][25]. Of course, entirely new user equipment must be used 
with the ISDN unless interface equipment is introduced to 
simulate ISDN compatibility.
An attractive goal is a system which performs 
interconnection integration for existing dedicated high speed 
digital links as well as being able to support compatibility with 
the emerging ISDNs, as shown in Figure 1.2. The subject of this 
research is the formulation of a design which allows this goal to 
be achieved.
6
PUBLIC DATA NETWORK 
OR ISDN
Figure 1.2 Integrating Multiple Interconnections
The system is based around a modular design, the major part 
of which is a High Speed Link System. This High Speed Link 
System provides a versatile interface to existing high speed 
digital links and is designed to be easily upgradeable to operate 
with ISDNs. The High Speed Link System includes a general 
multiplexing function to provide a versatile interconnection 
integration function. A data interface allows the transfer of 
arbitrary data streams across the digital link. An overview of the 
system is shown in Figure 1.3.
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Figure 1.3 System Overview
The system implemented under this project uses a LAN 
Interconnection System operating as an IEEE 802.1 D MAC Bridge, 
specifically used for the interconnection of IEEE 802.3 LANs. The 
system may be connected to a digital PABX to perform an 
integrated LAN/PABX interconnection. Dedicated 2048kbps high 
speed digital links are used to accomplish the remote
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interconnection. These links provide a usable capacity of 1920kbps.
The allocation of link capacity to each of the separate 
services is configured by the user by means of a configuration file. 
The configuration file resides on a floppy disk which is read by the 
system at startup. Link capacity may be allocated in segments of 
64kbps. The configuration file also allows the user to select from 
a range of operating parameters, such as digital link line encoding 
and framing schemes. These parameters will be discussed further 
in Chapter 4. The system also incorporates a management system 
which allows the user to monitor system performance, perform 
diagnostic tests and to dynamically re-configure system 
parameters. At this stage dynamic re-allocation of link capacity is 
not supported.
1.2 ORGANISATION OF THE THESIS
LAN interconnection is introduced and examined in Chapter 
Two. Firstly, Local Area Networks are characterised and the 
major LAN technologies discussed. Particular emphasis is given to 
IEEE 802.3 LANs. Next, the use of repeaters, bridges, routers and 
gateways to accomplish LAN interconnection is examined. A 
comparison of these interconnection methods is also conducted. The 
IEEE 802.1 Part [> MAC Bridge is examined, with particular
emphasis on its use as a Remote Bridge. To assess the expected 
bridge performance a Remote Bridge delay model is derived. The 
final section of this chapter examines and compares a number of 
possible wide area communication facilities to accomplish
interconnection. The suitability of each facility, to provide a
9
wide area communication facility for an IEEE 802.1 D Remote 
Bridge, is examined.
The requirements to interface to 2048kbps and 1544kbps
high speed digital links, as well as to ISDN networks, are 
examined in Chapter Three. Firstly, the technical aspects of 
existing user interfaces to digital transmission systems are 
examined. Both 2048kbps and 1544kbps digital transmission 
systems are examined. The importance and evolution of the ISDN is 
then discussed. Particular emphasis is placed on the technical 
aspects of the ISDN user-network interface.
The implementation of the versatile High Speed Link System, 
and its use in a LAN interconnection system is examined in Chapter 
Four. The LAN interconnection is accomplished using an IEEE 802.1 
MAC remote bridge. The High Speed Link System provides the 
ability to integrate a number of services, and being capable of 
supporting a variety of high speed digital links. A functional 
description of the Remote LAN Interconnection system is given. 
Particular emphasis is given to the development of the High 
Speed Link System. The stages undertaken during the development 
are discussed.
Conclusions reached from the research project are 
summarised in Chapter Five. Areas of further research are 
recommended.
CHAPTER 2
LOCAL AREA NETWORKS 
AND THEIR INTERCONNECTION
In this chapter Local Area Networks are characterised and 
the major LAN technologies discussed, with particular emphasis 
on IEEE 802.3 LANs. The use of repeaters, bridges, routers and 
gateways to accomplish LAN interconnection is examined, with 
particular emphasis on the IEEE 802.1 Part D MAC Bridge. Its 
operation as a Remote Bridge, to interconnect Remote LANs, is 
examined. A Remote Bridge delay model is derived in order to 
examine and assess the Remote Bridge delay mechanisms.
A wide area communications facility is required to 
accomplish interconnection of remote LANs. The final section of 
this chapter examines and compares a number of possible wide 
area communication facilities. The suitability of each facility, to 
provide a wide area communication facility for an IEEE 802.1 D 
Remote Bridge, is examined.
2.1 INTRODUCTION
A Local Area Network (LAN) is a computer data network 
designed to interconnect computing equipment distributed over a 
small geographic area [1]. Typically the geographical separation of 
the equipment is a single building or a block of offices.
The rapid development of microprocessor and IC technology 
lead to the availability of cheap, powerful and compact computing 
equipment. This factor led to the situation where computing was 
being performed in organisations by a multiplicity of 
distributed computer based equipment [1]. The desire to 
interconnect separate equipment, for resource and information 
sharing, led to the concept of the Local Area Network.
2.2 LAN CHARACTERISATION
A wide variety of LANs are in current use. Kummerle and 
Reiser [3] use the following factors to characterise LANs.
1) Physical Medium.
2) Modulation Scheme.
3) Medium Access method.
4) Topology.
2.2.1 Physical Medium
The Physical Medium describes the medium that is used to 
convey information. Perhaps the most widely used are coaxial 
cable, twisted wire pairs and optical fibres. Other possible media 
include free space radio frequencies and optical systems.
2.2.2 Modulation Scheme
The Modulation Scheme may be either baseband or carrier 
modulated (broadband). Broadband systems may use frequency 
division multiplexing (FDM) to allow multiple services to utilise 
the one transmission medium.
2.2.3 Media Access Method
The Media Access Method is the method used to share the 
physical medium. In a centralised polling scheme a dedicated host 
controls access by terminals to the shared medium. The 
terminals may only access the medium after being explicitly 
polled by the host.
To improve the delay performance a random access technique 
was proposed by Abramson, for use in the ALOHA radio network [3]. 
With this access system, transmission can be made at any time. 
Collisions between simultaneous transm issions cause re­
transmissions. Random access was also used by Metcalfe in the 
development of a prototype "Ethernet" system [3]. In this system 
the shared medium is examined before and during transmission.
Transmission may commence when no other transmission is in 
progress. If a collision between simultaneous transmissions
occurs transmission is ceased. Such a scheme is known as 
Carrier Sense Multiple Access with Collision Detection, or
CSMA/CD. Running at 3 Mbps on coaxial cable, the prototype 
Ethernet was one of the earliest developments in LAN
technology [3].
Media access may also be made in a more controlled fashion. 
Such schemes include token passing and the use of message slots. 
With token passing, transmission may only occur at a station 
when it is in possession of a unique token. After the station has 
completed its transmission it passes the token to allow other 
stations to access the shared medium [2]. Token passing, using a 
ring topology was developed and implemented by IBM and MIT [3].
In message slotted access systems, the transmission 
medium is conceptually divided into a number of fixed length 
slots. Each slot contains space for user data and control
information. The control information contains a field that
describes whether the slot is in use or is free [1]. On receipt of a 
free slot a station may fill the slot with data to be transmitted, 
indicating that the slot is in use by a setting in the control field. 
On receipt of a full slot, addressed to itself, the station
removes the information. Depending upon the particular scheme the 
slot is made free for re-use by either the transmitting station or 
the receiving station [1]. The message slot access method was 
used by Cambridge University in the development of the Cambridge 
Ring system [3].
1 4
Refers to the structure or layout of the LAN. The LAN 
topology may be viewed from a physical wiring viewpoint or from 
a logical media access viewpoint. The two topological viewpoints 
need not be the same. Figure 2.1 describes three major topologies: 
bus, ring and star.
2.2.4 iQ PQlpgy
BUS
RING STAR
Figure 2.1 Major LAN Topologies
As an example of a specific LAN characterisation Ethernet 
may be described as follows: Ethernet uses baseband modulation 
on coaxial cable. Data is transferred at 10Mbps. Ethernet has 
a bus topology from both the physical and logical viewpoints. It 
uses CSMA/CD, a random media access control method.
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2.3.1 LAN Standards
LAN standards are adopted by organisations such as the 
European Computer Manufacturers Association (ECMA), Institute of 
Electrical and Electronic Engineers (IEEE) and the International 
Organisation for Standardisation (ISO). Of particular importance 
to this application are the IEEE 802 LAN standards. In terms of 
the 7 layer OSI reference model, IEEE 802 applies to the physical 
and data link layers as shown in Figure 2.2 [3].
2.3 INTERCONNECTING LANS
;§:§§ Logical Link Control 
LLC 802.2
M  Media 
802.3
\ccess Cont 
802.4
rol MAC 
802.5
Phys Phys Phys
Figure 2.2 Scope of IEEE 802 LAN Standards
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Specifically the IEEE 802 standards are as follows.
IEEE 802.2 Defines the Logical Link Control (LLC).
IEEE 802.3 Defines Medium Access Control (MAC) and physical 
layers for CSMA/CD bus.
IEEE 802.4 Defines MAC and physical layers for Token bus.
IEEE 802.5 Defines MAC and physical layers for Token ring.
As part of IEEE 802.1, part D, a MAC bridge is defined. This is 
used to bridge together IEEE 802 LANS. This standard will be 
discussed further in the next section.
2.3.2 Methods of Interconnection
In terms of the OSI reference model, interconnection may 
occur at a variety of logical layers, as shown in Figure 2.3. 
Although no standard nomenclature exists, the nomenclature of 
Perlman et.al. [4] will be used as follows:
- Repeater:
- Bridge:
- Router:
- Gateway:
Physical Layer Interconection. 
Data Link Layer Interconection. 
Network Layer Interconection. 
Any higher Layer Interconection.
Repeaters act as simple amplifiers at the physical level. 
They are typically used to tie cable segments together within the 
the one LAN [5]. They have no knowledge of station addresses. 
Bridges, on the other hand, have knowledge of station 
addresses. They listen continuously to traffic on the LANs to
1 7
which they are connected and make forwarding decisions based on 
the station address in the packets [6]. They have no knowledge of 
the existence of network addresses. Routers have knowledge of 
network addresses and operate at the Network level. They operate 
within the routing policy defined by the chosen network 
protocol such as ARPAnet IP [7].
Figure 2.3 Methods of Interconnection
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2.3.3 Comparison of Interconnection Methods
Repeaters offer the simplest method of interconnecting 
LANs. However, they have a number of shortcomings. Most 
importantly they do not remove any physical layer limitations 
imposed by the LAN. For example, due to maximum 
transmission delay requirements Ethernet imposes a maximum end 
to end length of 2.5 km [8].
Bridges allow LANs to be connected over considerable 
distances as they act as store and forward devices. They act as 
"normal" LAN stations, receiving and transmitting packets as well 
as transferring packets between interconnected LANs. The delay 
introduced by the inter-LAN packet transfer does not violate 
physical and MAC layer delay requirements. As they operate 
below the MAC layer service boundary [5] bridges are, under 
most circumstances, transparent to higher layers [9]. They are 
not transparent if the inter-LAN packet transfer delay violates 
higher layer delay requirements [10]. The delay mechanisms in 
bridges will be examined in Section 2.6.
Bridges may also be used to interconnect dissimilar LANs. 
In order to achieve this the bridge must map frame structures 
between dissimilar LANs. Provided that the frame structures are 
not vastly different interconnection can be readily achieved 
[5]. However, bridges require that station address be unique 
across the interconnected LAN.
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Routers, being network level devices, impose no requirement 
for unique station addresses. However, they incur far greater 
processing costs than bridges, as they are required to run a 
network protocol [13].
A major practical difference between bridges and routers is 
that a LAN station communicates with a remote LAN station, over 
a bridge, by using the destination station address. The bridge 
then transfers frames to the remote station based on this 
destination station address. With a router frames are specifically 
addressed to the bridge station address for transfer to a unique 
network layer address [6].
It might be argued that repeaters are the best
interconnection alternative when interconnecting identical, or 
nearly identical, LANs over limited distances. When a high degree 
of network versatility is not required, and the interconnected 
LANs are of a similar type, a bridge performs an economical 
interconnection over considerable distances. Routers are 
perhaps best used to interconnect dissimilar LANs or when a 
versatile network architecture is required. ( namely, the ability to 
provide alternate routes).
The present. scope of this application is to interconnect 
only Ethernet, or IEEE 802.3, LANs. Network versatility is not a 
major issue, the product being aimed at small business private 
networks, making a simple bridge the most desirable 
interconnection implementation. At a later stage the system is 
expected to be aimed toward interconnections in larger
20
networks, over a public ISDN network, possibly operating as a 
router.
2.4 BRIDGES
As described in Section 2.3.2, bridges are devices that 
operate at the data link level, storing and forwarding packets 
using the station addresses contained in the packet. In this 
way the interconnection of LANs appears to higher layers to be 
one large single LAN. Hence, it is a requirement that all station 
addresses be unique, not just unique to each particular LAN [6].
Two types of bridges exist:
- Simple Bridges.
- Learning Bridges.
Simple- Bridges
In the simplest case the interconnected LAN topology can be 
made fixed, with unique station addresses assigned throughout
the interconnected LAN, and static tables of station addresses
given to each bridge. Based on the contents of these static tables, 
together with the packet destination address, the Simple 
Bridge forwards appropriate frames. However, static' tables do 
not cope with dynamic network changes or link failures [7].
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Learning Bridges
Learning bridges use dynamic station address tables to 
make forwarding decisions. The location of stations 
throughout the interconnected LAN is determined from the 
observed traffic [7]. An example of one particular mechanism 
which performs this learning task will be examined in Section 
2.5.2.
2.4.1 Remote Bridges
Bridges may also be classified as local or remote bridges 
[5]. Local bridges directly interconnect LANs whereas remote 
bridges interconnect LANs across some high speed wide area 
communication facility [9]. A remote bridge has a connection to 
its local LAN as well as a port to a wide area communications 
facility for the transfer of inter-LAN frames.
2.5 IEEE 802.1 MAC Bridge
Part D of IEEE 802.1 defines a learning bridge standard for 
interconnection of IEEE 802 LANs [5]. This bridge is also known as 
a transparent or spanning tree bridge [11].
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The basic functions of the bridge are:
- Frame Forwarding.
- Address Learning.
- Resolution of possible loops in the topology by use of
the spanning tree algorithm.
2.5.1 Frame Forwarding.
The bridge maintains a dynamic database of station 
addresses. This allows the bridge to determine if it is required 
to forward incoming frames, and if so, to where. The description of 
where to send the packet will consist of a port identifier, which 
identifies a particular local LAN or link to a remote LAN. Entries 
are added to the database by the Learning Algorithm. The database 
is dynamic in that entries drop out of the database if they are 
not updated periodically by the Learning Algorithm.
Frames arriving at the bridge, from its local LAN, may have a 
destination address that refers to a station located on a LAN other 
than the LAN on which the frame was received. These frames are 
called inter-LAN frames. The bridge is required to forward inter- 
LAN frames. Alternatively, the frame destination address may 
refer to another station located on the local LAN. The bridge does 
not forward these intra-LAN frames.
In its simplest form the database contains a list of 
destination station addresses. Each destination address has an 
associated port identifier. This port identifier provides a
23
description of where to send frames received with the
corresponding destination address. The bridge uses the port 
identifier to forward inter-LAN frames. Note that Intra-LAN 
frames, once detected, are ignored. In the case where no entry is 
found in the database, the frame is sent on all outgoing routes, 
except the one on which it was received. This process is known as 
"flooding" [5].
2.5.2 Address Learning.
The bridge Learning Algorithm accomplishes address learning. 
The algorithm examines the source station address of all error 
free incoming frames. This source address, together with a 
description of where the frame was received from ( a port 
identifier), is used to update the database. The source address is 
stored in the database as the destination address for frame 
forwarding. If an entry exists in the database it is refreshed, if 
not a new entry is created.
2.5.3 Spanning Tree Algorithm.
The forwarding and learning algorithms assume that the 
network of interconnected LANs is in the form of an acyclic tree. 
The topology is of this form if there exists only one path from 
each LAN to all other LANs in the interconnected LAN.
If this topology does not exist, serious drawbacks in the 
bridge mechanism can arise. Consider two LANs interconnected by 
two bridges of Figure 2.4 [5].
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LAN 1
Figure 2.4 Two LANs Interconnected by Two Bridges.
If station X issues a frame that has a destination address 
unknown to both bridges A and B then both bridges employ flooding 
to place the packet on LAN 1. Bridge A and B will then each receive 
a frame on LAN 1, from the other bridge, with an unknown 
destination address, and both bridges will use flooding to place the 
frame on LAN 2. Thus, the frame continually loops through both 
bridges.
The spanning tree algorithm operates to ensure that the 
bridges in the interconnected LAN operate in such a manner that 
the logical topology of the interconnected LAN is that of an 
acyclic tree structure at all times. It accomplishes this by 
enabling or disabling individual bridges based on information 
exchanged between bridges under a Bridge Protocol [5].
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At startup the bridge protocol nominates bridges in a 
spanning tree which may forward frames. All other bridges are 
blocked from forwarding frames. If the bridge protocol nominates a 
blocked bridge to become active, perhaps due to a bridge failure, 
the nominated bridge will wait before it begins forwarding frames. 
Initially the bridge checks that the failed bridge has not re­
commenced operation [5]. After this period it begins applying its 
learning algorithm to the observed traffic. Finally the bridge begins 
to forward frames [5].
2.6 DELAY MODEL OF A REMOTE BRIDGE
The remote bridge introduces a packet transfer delay for 
inter-LAN packets. The delays introduced by a Remote Bridge 
comprise the following:
- Forwarding delay. The delay between receiving the packet 
from the local LAN and deciding that is required to be 
forwarded across the link.
- Link Service delay. Includes the delay whilst the packet 
waits in the link transmit queue and the delay required to 
transmit the packet onto the link.
- Propagation delay of the link. The magnitude of the 
propagation delay for point to point digital links is directly 
related to distance. For links across packet switched 
networks the propagation delay may not be as dependent on 
distance, due to switching delays.
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- Remote Service delay. The delay between receiving the 
packet from the link and placing it onto the remote LAN.
The magnitude of the forwarding delay is related to the 
processing power of the bridge. The remote service delay is 
dependent upon the bridge processing power and the traffic seen 
on the remote LAN. For the following discussion it will be 
assumed that the forwarding delay and the remote service delay 
are negligible.
The link service delay is dependent on the capacity of the 
link and the inter-LAN packet arrival rate from the LAN. We
introduce a number of assumptions which will allow the link 
service delay to be mathematically modelled. These assumptions 
are:
- No inter-LAN packets are discarded by the bridge.
- The inter-LAN packets have a Poisson arrival 
distribution. The packet length of arriving packets is 
further assumed to be exponentially distributed. The mean 
arrival rate, in packets per second, will be denoted Pa 
and the mean packet length, in bytes, denoted L.
- All of the link capacity of C bps is used for transfer 
of packet bits.
With these assumptions the link service mechanism may be
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modelled as an M/M/1 queueing system [15]. The mean packet 
service rate, PI, is given by:
PI = C / 8L (pkts/s) (2.1)
When the mean link service rate is greater than the mean 
arrival rate the mean link service delay, Ds in seconds, is given by:
Ds= 1 / ( PI - Pa ) (2.2)
for PI > Pa
When the mean arrival rate exceeds the mean service rate, 
packets will be queued for service indefinitely and the link
service queue will become infinitely long, hence the mean link 
service delay will become infinite. In practical bridges, with a 
fixed size link service queue, inter-LAN packets will be discarded 
when they encounter a full queue. Discarded packets will be re­
transmitted. In this situation the bridge is in a state of 
congestion [12].
Thus, the link capacity places a limitation on the inter- 
LAN traffic that can be transparently carried by the bridge. Shoch 
[14] has measured the performance of a fairly heavily loaded 
experimental Ethernet site. The following characteristics were 
measured.
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- Mean packet length, L, of 122 bytes.
- Mean packet rate of 25 pkts/s.
- Inter-LAN traffic comprised an average of 27% of LAN
tra f f ic .
The packet length was found to have a bimodal distribution, 
corresponding to very large and very small packets but with very 
few medium sized packets. [14] To obtain a first order 
approximation we will assume that the packet length is 
exponentially distributed. From these measurements the required 
average link service rate and hence link capacity can be 
determined. The inter-LAN traffic, required to be serviced, will 
on average be 27% of the total traffic on the Ethernet, or 6.75 
inter-LAN packets per second. Thus, a link capacity of greater 
than 6588 bps is required for transparent operation of the
bridge under average loading conditions.
However, short term load conditions will also be required to 
be carried by the bridge. Consider the case when the average 
LAN characteristics quoted above contain intermittent file 
transfers from a file server located on a remote LAN. A bridge 
is used to interconnect the two LANs. Assume that the file server 
is disk based with an average disk access time of 8.5ms and that 
records read from disk are transferred to the file server's LAN 
with no delay. That is, negligible traffic, besides the file server, 
exists on the remote LAN and the file server has infinite 
processing power. With these assumptions the file server will 
send inter-LAN packets at an average rate of 118 packets per 
second.
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Assume further that the 512 byte blocks read from disk, 
together with protocol overheads, produce a file server data 
record of average length 528 bytes. Together with address, type 
and CRC fields the resulting Ethernet packet is of average 
length 546 bytes. Assume that both the rate of arrival and length 
of file server packets arriving at the bridge have Poisson
d istribution .
Using a 6588 bps link the mean link service rate will be, 
from equation 2.1, 1.51 pkts/s. As the arrival rate is much
greater than link service rate packets will be discarded by the 
bridge. However, the bridge will still continue to transfer packets 
at the link service rate. The exact mechanism used to re-transmit 
discarded packets will be protocol dependent. Assume that the 
packets discarded by the bridge will cause re-transmission by 
the file server until they are successfully transferred by the 
bridge. For simplicity we will also assume that all packets
successfully transferred will never be re-transmitted. For a 100 
Kbyte file, the transfer from file server to the user will take
132.6 seconds, assuming negligible propagation delay. If the file 
server and user had been connected to the same LAN the transfer 
could have taken place in 1.7 seconds, assuming no other traffic 
exists on the LAN. Thus, the bridge has introduced a delay of 130.9 
seconds for the transfer.
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For a 48kbps link the transfer will take 18.2 seconds and for 
a 64kbps link it will take 13.7 seconds. With all these links the 
bridge will experience congestion during the transfer. To avoid 
congestion we require a link of at least 513.9kbps.
If a 2048 kbps link is used, the average link service rate 
becomes 468.9 pkts/s. Using equation 2.2, the link service delay 
will be 2.8 ms per packet on average. Thus, the transfer of the 
100Kbyte file will take on average 2.8ms greater than the case 
where the bridge is not used. For a 8192kbps link, the link service 
delay will be 0.6ms average per packet.
Thus, the choice of the link speed has a significant influence 
on the delay introduced by bridges. To minimise delays a high 
capacity link should be used where possible.
2.6.2 Delay due to Limited Processing Power
Bridge processing power limitations also have a direct 
influence on the bridge delay. When a packet is received from the 
LAN, the bridge uses its forwarding algorithm to make a 
forwarding decision based on the destination address contained 
in the packet. With limited processing power the forwarding 
decision will take a finite amount of time.
If the rate at which forwarding decisions can be made is 
less than the rate at which inter-LAN packets arrive then inter- 
LAN packets will be discarded. Re-transmission of the discarded 
packets will occur. The delay introduced by discarding inter-LAN
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packets is the same as the case where inter-LAN packets are 
discarded due to limited link capacity examined earlier in this 
section.
2.7 WIDE AREA COMMUNICATIONS FACILITIES
Remote bridges provide a LAN interconnection over 
large distances. Typically the use of public networks is favoured 
to accomplish the interconnection on a cost basis.
A number of factors are involved in the choice of an 
appropriate communication facility. As discussed in Section 2.6 
the delays introduced by the remote bridge are dependent upon the 
capacity of the interconnecting link. The cost of providing the 
link and its versatility are also crucial factors. Versatility refers 
to the ability of the link to support a wide range of applications 
simultaneously.
A number of possibilities exist for the use of wide area 
communication facilities over public networks. This section 
outlines the alternatives as well as the Australian pricing 
structure and relative merits. The pricing structures for each 
alternative are shown in table 2.1. A more technical discussion of 
the alternatives, particularly the G703 Megalink service, is 
provided in Chapter 3. This section will only concern itself with 
the user's view of each service, not the technical aspects of the 
implementation of each service. As a basis of comparison all 
distance dependent service prices are based on a service 
provided between Sydney and Perth.
Service Rate Insta l la t ion Annual Rental Usage
DATEL 48kbps -
DDS 9600bps
48kbps
$2760
$2760
Austpac 48kbps $2535
Megalink 2048kbps $32,000
ISDN
Primary
Demand
Rate
2048kbps $3000
Semi-Permanent
2048kbps $3000
Basic
Demand 144kbps $300
$90,000 -
$16,000 _
$41,724 -
$18,492 48c / hr
+$1.20per
512Kbits
$265,000 -
$7,800 First 20 x 64kbps
+ $2,796 Full Capacity
Usage:
6.3c Flag fall
60c /64kbps/min.
$170,000 10 x 64kbps
$300,000 30 x 64kbps
$852
Usage:
6.3c Flag fall 
60c /64kbps/min.
Semi-Permanent
144kbps $300 $23,000 / 64 kbps
Notes:
-All services are distance-dependent except for Austpac. 
-Prices quoted for distance-dependent services apply for 
service between Sydney and Perth.
-Flag Fall refers to the price charged for each service usage, 
regardless of the extra fee for usage time.
Table 2.1 Pricing of Public Communication Services
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The alternatives discussed are those specific to the 
Australian telecommunications scene. However, services 
offered by network providers overseas are similar to those 
offered in Australia, although the trade names and pricing 
structure may be different.
The oldest method of providing data communications over 
public analog networks is by the use of modems over the public 
telephone network. Dedicated lines or public switched lines may be 
used, however higher data rates and consistent quality are
achieved using dedicated lines. In Australia this service is known 
as DATEL. Data speeds range from 300 bps V.21 interfaces to 
high speed 72kbps V.35/V.36 interfaces [22]. The major
disadvantages of DATEL are the quality of service and the cost. 
The service quality, particularly over large distances, is in many 
cases inferior to that provided by purely digital services. DATEL 
services are becoming increasingly uneconomical in comparison to 
purely digital services. For example, a 48kbps Digital Data Service 
link is cheaper than DATEL service at the same rate.
A purely digital service is provided by the Digital Data 
Service (DDS). The DDS provides a dedicated digital service up to 
48kbps. The quality of service on DDS is guaranteed by the 
network provider. Data rates between 9600 bps and 48kbps are 
offered. The pricing structure for DDS services consists of a 
once-only installation charge as well as a distance-dependent 
annual rental charge.
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Austpac provides an X.25 access to the Public Packet 
Switched Data Network (PPSDN) at rates up to 48kbps. The prices 
quoted in Table 2.1 refer to a single end access connection. As 
well as installation and annual rental charges, two usage fees 
apply. The first is a charge for connection time and the second a 
charge for used capacity. Being a packet switched network, 
Austpac is a demand network. Only the capacity used is charged for. 
Austpac also allows considerable versatility to cope with 
dynamic capacity demands. Typically Austpac is used for 
intermittent remote data transfers. Heavy use of Austpac is quite 
expensive. For example, the average 6855kbps link required for the 
remote bridge discussed in Section 2.6 would cost approximately 
$1,000,000 per year to provide using Austpac. Delay across the 
network is also quite high, being of the order of 500ms. [28] This 
figure is a typical maximum, but is not guaranteed.
A number of dedicated high data rate services are provided. 
These are known as Megalink services. These include point-to- 
point links of 140Mbps, 32Mbps, 8Mbps or 2Mbps [29]. Above 2Mbps 
these services are a custom built service. The exact cost of 
providing services above 2Mbps is dependent upon existing Telecom 
transmission capacity between the two user ends. Frequently 
provision of these services requires specific planning and capital 
investment. As such they are relatively expensive to provide. The 
2Mbps service, or Megalink 2, provides an inexpensive high data 
rate dedicated point to point data service. The service provides a 
2Mbps, or more precisely a 2048kbps, G703/G704 digital link. The 
Megalink consists of 32 x 64kbps channels, 31 of which are 
available to the user.
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The user is given considerable freedom over the use of 
individual channels allowing the user to multiplex a number of 
services together onto the one Megalink. Megalinks are 
currently in widespread use, mainly connecting large private 
automatic exchanges to the public network, or interconnecting 
private exchanges.
An attractive possibility for existing Megalink users is to 
utilise their unused PABX Megalink capacity to provide capacity
for remote bridging of their LANs. Another attractive benefit of
the Megalink is that after initial installation of the first 
Megalink, a second Megalink can be provided relatively 
inexpensively. In fact during Megalink installation, two Megalink 
accesses are provided over four-wire cable between the user 
premises and the local exchange. The extra Megalink may be used 
for protection switching purposes or to provide an additional 
Megalink at a later stage.
The ISDN is just starting to become commercially available. 
ISDN allows a wide variety of services to be provided from the 
ISDN access point. ISDN access may be at either Basic Rate 
(144kbps) or Primary Rate (2048kbps). The Basic Rate service
is known in Australia as a Microlink and the Primary Rate service
is known as a Macrolink [30]. Both services may be used on demand, 
as for example in telephony, or on a semi-permanent basis. The 
pricing of Basic Access on a semi-permanent basis makes it an 
attractive alternative to the DDS. It will be shown, in Chapter 3, 
that the physical characteristics of Primary Rate are almost
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exactly the same as the Megalink service. It has the advantage 
that a wide variety of services are supported by the network and 
allows the user to operate circuit and packet switched
applications as well as dedicated semi-permanent 
applications together.
2.7.1 Summary
The cost and unreliability of DATEL do not make it a
preferred method for LAN interconnection. The usage charges
associated with Austpac make it a relatively expensive method 
for LAN interconnection. The data rate and delay limitations
could also represent serious difficulties in high-traffic, delay 
critical applications.
The DDS offers an inexpensive and reliable interconnection 
means. DDS would be a preferred interconnection choice for fairly 
low traffic interconnections, where delay performance is not a 
major problem. However, the limited data rate may represent a 
serious drawback for high traffic interconnections. Typically this 
problem is resolved by using multiple parallel DDS links between 
remote sites. However, above around 300kbps the primary digital 
links, Megalink 2 and ISDN PRA, offer a more economical service.
The primary digital links offer a versatile, high data rate 
interconnection method. These links have the capacity to handle 
heavy traffic LAN interconnection. These links may also be used to 
easily multiplex a number of interconnections onto the one
primary digital link. These interconnections could include
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LAN and PABX interconnections, as well as providing separate 
data circuits for either dedicated data interconnections or as 
part of a private data network. This versatility allows users to 
configure and manage their interconnections independently. 
Considerable economic advantages exist for users with existing 
Megalinks who wish to incorporate their LAN interconnection. At 
present Megalink 2 services are the most widely used primary 
digital link. In the future the ISDN PRA is expected to be a widely 
used service.
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CHAPTER 3
DIGITAL TRANSMISSION SYSTEMS
To provide interconnection between Remote Bridges for IEEE
802.3 LANs, use will be made of primary digital links using the 
public network. This chapter examines the technical aspects of 
primary digital interfaces to public digital transmission systems.
Both 2048kbps and 1544kbps systems are examined, together 
with the importance and evolution of the ISDN. The technical 
aspects of the user-network interfaces are examined, with 
particular emphasis on ISDN Primary Rate access.
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3.1 1544 KBPS DIGITAL TRANSMISSION SYSTEMS
The first digital transmission system used to carry Pulse 
Code Modulated (PCM) voice telephony was developed by the Bell 
Telephone Laboratory in 1947 [16]. In 1962 the first
commercial digital transmission system, the T1 system, was 
introduced [16].
Two major digital transmission schemes are in use and are 
standardised by the CCITT. A system based on a primary digital rate 
of 1544 kbps is in use in North America and Japan. A system based 
on a primary digital rate of 2048 kbps is in use in Europe and 
Australia.
CCITT Recommendation G703 Section 2 defines the physical 
level characteristics of the terminal interface to 1544 kbps 
systems.
The systems are designed to operate on twisted wire pairs 
of characteristic impedance 100 ohms. A bipolar line encoding 
technique is used, where a mark, or ”1" , is represented as a 
positive or negative voltage pulse and a space, or "0" , is 
represented as the absence of a pulse. The nominal mark voltage 
pulse is 3.0V. With Alternate Mark Inversion (AMI) successive 
marks are represented as pulses of alternating polarity, as shown 
in Figure 3.1. To ensure reliable clock extraction at the receiving 
end a Bipolar 8 bit Zero Substitution (B8ZS) code is used. In B8ZS 
sequences of 8 zeroes are substituted with a known 8 bit code 
containing sufficient variations to ensure clock extraction.
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Sequences of 8 zeroes are replaced with the pattern 
000V10V1, where V represents a violation to the AMI rule.
DATA
1 0 1 0 0 0 0 0 0
1 1 V
LINE
B8ZS 1 v
V= AMI Violation 
1= Pulse
Figure 3.1 B8ZS Line Code
The interpretation of bits within the transmitted bit stream 
is based on a 193 bit frame. Twenty four 8 bit voice and/or data 
channels are time division multiplexed together. The remaining bit 
of the 193 bit frame, the F bit, is for delineating the frame as 
well as other purposes, which are explained in subsequent sections. 
The basic 193 bit frame is shown in Figure 3.2. The frame length 
was chosen such that the frame period matches the sampling period 
for PCM voice, or 125 us.
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A framing algorithm is used at the receiving end to recover 
the frame structure of the received serial bit stream. Over 
successive frames the F bit is transmitted in a particular 
sequence, called the frame alignment pattern. Initially the receiver 
continually searches for this pattern to attain frame alignment. 
Once the pattern has been found it is continuously monitored to 
ensure continued receiver synchronisation. Synchronisation is lost 
when the receiver detects continued violation of the monitored 
frame alignment pattern. Once frame alignment has been lost, a 
new search is initiated. Of course, arbitrary bit patterns carried in 
the frame time slots may simulate the frame alignment pattern, 
causing incorrect frame alignment to be detected at the receiver. 
With purely random time slot bit patterns, this condition will 
eventually be detected and correct synchronisation will be 
achieved. To provide even greater protection from false frame 
alignment a multiframe structure may be used. These schemes 
define a separate multiframe alignment pattern, which is displaced 
in time from the frame alignment pattern. Receiver synchronisation 
can only occur when both frame and multiframe alignment have 
been achieved. These schemes will be discussed further in 
subsequent sections.
8 bits 8 bits / 8 bits
;CO
M
M 1 TS 2
/
TS 24
î
F BIT
Figure 3.2 Basic 1544kbps Frame Structure
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A number of possible frame structures exist, the most 
widespread being standardised by the CCITT. The systems will 
be considered separately.
3.1.1 The T1 System
The T1 system is not standardised by the CCITT [17]. 
The traditional T1 system uses the basic frame, in which the F 
bit is used for frame synchronisation. The F bit in consecutive 
frames forms the pattern 01010101.. . Frame synchronisation is 
required for the receiver to demultiplex the TDM stream.
Each time slot is allocated 7 bits for data and 1 bit for 
signalling. For voice transmission the 7 bits represent 128 
quantisation levels of the analog voice signal and give a data rate 
for each time slot channel of 56 kbps. The use of 1 bit for 
signalling gives an 8kbps signalling path. The signalling path may 
be used, for example, for signalling between the telephone user 
and the exchange equipment, indicating conditions such as on hook 
or off hook.
3.1.2 CCITT 12 Frame Multiframe ( D3/D4 )
This frame structure is specified by the CCITT in 
Recommendation G 704 Section 3.1. It is also known commercially 
as D3/D4.
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In this framing scheme the F bit is used to contain a 
frame alignment sequence and a multiframe alignment 
sequence or a signalling stream. The F bit in the odd numbered 
frames contains the frame alignment pattern 0101010.. . In the 
even numbered frames the F bit, now designated the S bit, may be 
used for either (but not both):
a) A multiframe alignment pattern 001110 represented 
over a 12 frame multiframe.
b) A 4 kbps signalling path. The S bit is used exclusively 
for signalling, precluding the use of a multiframe 
structure.
S ignalling
Two signalling schemes may be used:
1) Common Channel Signalling (CCS).
o r
2) Channel Associated Signalling (CAS).
Common Channel Signalling may be implemented in the 
multiframe structure, by allocating one time slot to exclusively 
carry signalling information at a rate of 64 kbps. Channel 
Associated Signalling can be used in the multiframe by robbing 
one bit from all time slots in frames 6 and 12 of the 12 frame 
multiframe, to form a 1333 bps signalling path. Figure 3.3 shows 
the structure of the 12 frame multiframe and bit assignments for
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CAS signalling.
Frame F Bits Bits used in each time slot for CAS
FAS MAS For Data/Voice For Signalling
1 1 - 1 - 8 -
2 - 0 1 - 8 -
3 0 - 1 - 8 -
4 - 0 1 - 8 -
5 1 - 1 - 8 -
6 - 1 1 - 7 8
7 0 - 1 - 8 -
8 - 1 1 - 8 -
9 1 - 1 - 8 -
1 0 - 1 1 - 8 -
1 1 0 - 1 - 8 -
12 - 0 1 - 7 8
FAS = Frame Alignment Sequence.
MAS = Multiframe Alignment Sequence.
Figure 3.3 12 Frame Multiframe ( D3/D4 )
3.1.3 CCITT 24 Frame M ultifram e ( ESF )
In this system the basic frame is used with the F bit to 
define a 24 frame structure. The F bit is also used to provide a 
CRC error checking scheme and to provide a Facility Data Link (FDL). 
This system is known commercially as Extended Super Frame, or 
ESF. Figure 3.4 shows the structure of the superframe.
The F bit of every 4th frame is used to carry the alignment 
pattern 001011 used to define the 24 frame superframe. 
Although the superframe is a multiframe structure, both frame and 
m ultifram e alignm ent patterns are not provided. A single
superframe alignment pattern is used for synchronisation. This
allows the F bits, usually used to carry the frame alignment
pattern, to be used to implement the Facility Data Link.
The superframe incorporates a CRC-6 error detection 
scheme. All bits of the superframe are put through a CRC
polynomial and 6 check bits, e1 to e6, are transmitted in the next 
superframe. The F bits in frames 2,6,10,14,18 and 22 are used to 
carry the check bits. At the receiving end the received check bits 
are compared to those calculated for the received superframe to 
determine if a transmission error occurred.
The remaining F bits are used to implement a 4 kbps Facility 
Data Link (FDL). This data link can be used for transmission of line 
error conditions or as an independent data link between stations.
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Signalling
Common Channel Signalling is implemented by allocating one 
time slot from each frame to form a 64 kbps signalling path. 
Channel Associated Signalling is implemented by "robbing" one bit 
from each time slot in every 6th frame. Thus, each channel has 
associated with it a 64kbps/8/6 = 1333 bps signalling channel.
Frame F Bits Bits used in each time slot for CAS
FDL MAS CRC For Data/Voice For signalling
1 m - - 1 - 8 -
2 - - e1 1 - 8 -
3 m - - 1 - 8 -
4 - 0 - 1 - 8 -
5 m - - 1 - 8 -
6 - - e2 1 - 7 8
7 m - - 1 - 8 -
8 - 0 - 1 - 8 -
9 m - - 1 - 8 -
10 - ' - e3 1 - 8 -
11 m - - 1 - 8 ' -
12 - 1 - 1 - 7 8
13 m - - 1 - 8 -
14 - - e4 1 - 8 -
15 m - - 1 - 8 -
16 - 0 - 1 - 8 -
17 m - - 1 - 8 -
18 - - e5 1 - 7 8
19 m - - 1 - 8 -
20 - 1 - 1 - 8 -
21 m - - 1 - 8 -
22 - - e6 1 - 8 -
23 m - - 1 - 8 -
24 - 1 - 1 - 7 8
e1-e6 = CRC-6 Check Bits
MAS = Multiframe (Superframe) Alignment Signal 
FDL = Facility Data Link
Figure 3.4 24 Frame Multiframe ( ESF )
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3.1.4 SLS.-96
This framing format is not standardised by the CCITT. In 
this system a 72 frame multiframe structure is used. In the odd 
numbered frames the F bit forms the frame alignment signal 
01010101.. The F bit in the even frames are used to carry 
multiframe alignment pattern as well as maintenance and alarm 
bits.
3.2 2048 KBPS DIGITAL TRANSMISSION SYSTEMS
Outside of Japan and North America the 2048 kbps systems 
are in widespread use.
The physical and electrical characteristics of the 
terminal interface for this system are specified in CCITT 
Recommendation G703 Section 6. Two transmission media are 
described.
1) Symmetrical pairs of characteristic impedance 120 ohms.
2) Coaxial cable of characteristic impedance 75 ohms.
This transmission media is used almost exclusively.
Information is transmitted as a bipolar line signal. A mark, 
"1", is transmitted as a positive or negative pulse and a space, 
"0", is transmitted as the absence of a pulse. The nominal pulse 
amplitude is 3 volts for symmetrical pairs and 2.37 volts for
48
coaxial cable. The line code used is HDB3 ( High Density Bipolar - 
3 ). This code is an extension to AML A replacement code is
substituted for sequences of 4 zeroes, as shown in Figure 3.5. 
Sequences of 4 zeroes are replaced by the sequence 100V or 000V, 
where V is a violation of the AMI rule. The replacement sequence of 
either 100V or 000V is chosen such that the v io la tion^, is of 
opposite polarity to the preceding violation. In Figure 3.5 the first 
sequence of 4 zeroes is replaced with 000V. The next sequence of 4 
zeroes is replaced by 100V to ensure that the violation is of 
opposite polarity to the last violation in 000V.
DATA
1 0 1 0 0 0 0 0 0 0 0
HDB3 CODED
V= AMI Violation.
V
V1
Figure 3.5 HDB3 Line Code
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The bit sequence is interpreted as a frame consisting of 32 8 
bit time slots. The time slots within the frame are numbered 0 
to 31. CCITT Recommendation G704 contains the specification of 
the frame. Figure 3.6 shows the structure of the basic 2048 kbps 
frame.
8 bits 8 bits 8 bits
TS 0 TS 1 TS 16
8 bits
— r — , \ \ \ \ \ \ \ \ \/ / / / / / / / /
S / S / S N
— r —
. \ \ \ \ \ \ \ \ \
........................ .......  & & & & & &
_______________ ¿ __________
s m S S S ' S ' S ' S ' s  s
_______________ ¿ __________
TS 31
WMM
\ \ V
/  /  /, \  \  \  
/  /  /
Control Information
Signalling
Data/ Voice
Figure 3.6 Basic 2048 kbps Frame
Time slot 0 is used to carry framing information, alarm 
indications and optional CRC information. Every second time slot 
zero contains a frame alignment pattern as shown in Figure 3.7.
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Time Slot 0 Bit Number
1 2 3 4 5 6 7 8
Frame with 
Alignment Pattern Si 0 0 1 1 0 1 1
Frame without 
Alignment Pattern Si 1 RFALM Sn Sn Sn Sn Sn
Si =* International Use Bits Used for CRC.
Sn = National Use Bits. Set at 1.
RFALM= Remote Alarm Indication bit.
Figure 3.7 Contents of Time Slot Zero
Bit 2 of time slot 0 in frames that do not contain the 
frame alignment pattern are set to 1 to distinguish from the 
frame alignment pattern. Bit 2 is a so-called "spoiler" bit. The
RFALM bit in position 3 of non frame alignment words is used to 
indicate an alarm condition to the remote station.
The Si bits may optionally be used in a CRC-4 error 
checking procedure. In this procedure a CRC multiframe structure is 
constructed from two 8 frame Sub Multiframes (SMF). Bit 1 of non­
frame alignment words, over the 16 frames of the CRC multiframe, 
forms the pattern 00101100. Frame alignment words contain the 
CRC check bits from the previous Sub Multiframe. The CRC-4 
structure is shown in Figure 3.8.
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Bit Number of Time Slot Zero
SMF Frame 1 2 3 4 5 6 7 8
0 C1 0 0 1 1 0 1 1
1 0 1 A Sn Sn Sn Sn Sn
2 C2 0 0 1 1 0 1 1
3 0 1 A Sn Sn Sn Sn Sn
1
4 C3 0 0 1 1 0 1 1
5 1 1 A Sn Sn Sn Sn Sn
6 C4 0 0 1 1 0 1 1
7 0 1 A Sn Sn Sn Sn Sn
8 C1 0 0 1 1 0 1 1
9 1 1 A Sn Sn Sn Sn Sn
1 0 C2 0 0 1 1 0 1 1
1 1 1 1 A Sn Sn Sn Sn Sn
2
1 2 C3 0 0 1 1 0 1 1
1 3 0 1 A Sn Sn Sn Sn Sn
14 C4 0 0 1 1 0 1 1
1 5 0 1 A Sn Sn Sn Sn Sn
SMF = Sub Multiframe 
Sn = International Use Bits 
C1,C2,C3,C4 = CRC Check Bits 
A = Remote Alarm Indication
Figure 3.8 CRC-4 Multiframe
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Time slot 16 is used for signalling. In Common Channel 
Signalling, time slot 16 is used as a 64kbps signalling link. In 
Channel Associated Signalling a 16 frame signalling multiframe 
structure is defined, with the multiframe alignment pattern and 
signalling bits being carried in time slot 16. Time slot 16 of 
frame 0 in the structure carries the multiframe alignment 
pattern OOOOxxxx. All other frames contain 8 bits of signalling in 
time slot 16, 4 bits for each channel. Obviously, the 4 bit
signalling pattern 0000 should be avoided so as not to mimic the 
multiframe alignment word. The CAS signalling multiframe 
structure is shown in Figure 3.9.
Frame Time Slot 16 Bits
1 2 3 4 5 6 7 8
0 0 0 0 0 X  MFALM x  X
1 Sig. Bits Chan. 1 Sig. Bits Chan. 16
2 Sig. Bits Chan. 2 Sig. Bits Chan. 17
1 5 Sig. Bits Chan. 15 Sig. Bits Chan. 30
X = Spare Bits
MFALM = Loss of Multiframe Alignment Indication
Figure 3.9 Contents of Time Slot 16 in Channel Associated
Signalling
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3.3 DIGITAL SWITCHING AND THE IDN
The development, and widespread use, of digital switching 
systems has been coupled with the introduction of digital 
transmission systems. The integration of digital transmission and 
switching systems, to form an Integrated Digital Network (IDN) has 
considerable advantages:
- Economy. Due to the rapid development of digital 
electronics network providers find an economic advantage 
in implementing a digital network as opposed to an 
analogue network [17].
- Quality of Service. The quality of service provided by an 
all digital network is far superior to that of an analogue 
network [17].
- Service Integration. The bandwidth limitations of 
voice-based analogue networks are a major obstacle to 
the introduction of non-voice services, such as data, 
FAX and electronic mail services [19].
- Intelligence. In the implementation of IDNs, computer 
based control is often used with digital switching. 
(Stored Program Control- SPC) This allows the network 
to readily be adapted to new services and requirements 
[18].
54
3.4 DATA COMMUNICATIONS OVER PUBLIC NETWORKS
The rapid development of computing equipment brought with 
it a need to interconnect remote equipment [20]. In order to 
accomplish interconnection over large distances it was necessary 
to use the telecommunications network [17]. Unfortunately, the 
telecommunications networks of the 60's had been designed 
primarily for voice applications and were unsuited to data 
communications [20].
The initial approach was to provide data communications over 
the analogue telephone network using modems [21]. Due to the high 
noise and low quality of of the analogue network, achievable data 
rates were quite low at around 1200 bps. Higher data rates were 
achieved by using dedicated, leased, high quality analogue lines 
and high speed modems. As an example, the Australian Datel 
service provides up to 4800 bps over the Public Switch Telephone 
Network (PSTN) and up to 72 kbps over leased analogue lines [22].
The increasing volume of data communications and the need 
for more reliable data transfer at higher data rates lead to 
the establishment of dedicated Public Data Networks (PDN's). A 
medium speed (maximum 48kbps) packet switched data network 
was introduced into Australia in 1982 [21]. This network 
operates entirely separately from the PSTN.
The Digital Data Network (DDN) offers a fully digital leased 
line network. The DDN evolved from the IDN, since digital 
transmission equipment of the IDN is used for the DDN, with user
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data multiplexed into 64kbps channels for transmission over 
2048kbps digital bearers. ( See Section 3.1) For higher data rates , 
leased 2048kbps G703/G704 lines are used. Typically they are 
used to interconnect PABX's or LAN's over large distances.
3.5 THE ISDN
The provision of multiple dedicated networks to provide a 
range of diverse voice and data services has the following
disadvantages [23]:
- Cost. Customers who use a number of voice and data 
services require separate and expensive connections to a 
variety of specialised networks. For the network 
provider the costs associated with developing and 
maintaining a number of dedicated networks must be 
passed on to the customer.
- Multiple Access Procedures. Each particular dedicated 
network has its own distinct access procedures. That 
is, the user cannot use a common access procedure to 
work with all networks.
In order to overcome these disadvantages an Integrated 
Services Digital Network (ISDN) is being evolved. The basic thrust 
of the ISDN is to provide the user with a network access point that 
allows him to operate a wide variety of services such as voice, 
data and image services [24]. The ultimate goal is to provide 
these services from a single versatile digital network [23].
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3.5.1 ISDN User-Network Interface
For the purposes of this project, the most important issue is 
the access point with which the user is provided to interface to the 
ISDN. Although the ISDN is not expected to be in widespread 
commercial use for at least five years, it is highly desirable that 
the High Speed Link System be able to support connection to the 
ISDN.
The basic model of the ISDN interface is shown in Figure 3.10. 
The CCITT I Series Recommendations Functional Groups describe 
blocks which perform defined functions. The blocks may be 
individual pieces of equipment or multiple configurations of 
equipment necessary to achieve the defined functions [23]. 
Reference Points designate the boundaries between Functional 
Groups.
The Line Termination (LT) and Network Termination 1 (NT1) 
provide line transmission, line monitoring and protection of the 
user-network transmission system [25]. Typically the LT is 
situated in the ISDN exchange and transfers information to/from 
the NT1 in the customers premises, across the Customer Access 
Network (CAN). Initially the CAN is expected to be based on the 
existing copper line network [23] but may be upgraded at a later 
stage to other transmission medium, such as optical fibres [26].
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The Terminal Equipment (TE1 and TE2) are the terminals that 
the user operates to access the ISDN. TE1 represents fully ISDN 
compatible terminals. TE2 represents terminals satisfying CCITT 
V and X Series Recommendations, adapted to work with the ISDN 
by Terminal Adapters (TA's). Network Termination 2 (NT2) 
provides control of local traffic between TE's and access control to 
the ISDN [23].
Reference Points S and T are the ISDN user access points. 
Access to reference point T is provided from the network by the 
NT1. Access to reference point S is through either the customers 
NT2 or directly from the ISDN without NT2 [23].
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Figure 3.10 ISDN Functional Groups and Reference Points
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The two rates for the user-network interface are:
1) Basic Rate.
2) Primary Rate.
Basic Rate represents a 144kbps interface that may be 
provided at reference point S or T.
Primary Rate is a 1544kbps (North America and Japan) or 
2048kbps (Europe and Australia) interface that may be provided at 
Reference point T only.
The two interfaces are logically divided into a number of 
channels:
B Channels 64kbps voice/data channels.
D Channel 64kbps (Primary Rate) or 16kbps (Basic Rate) 
channel used for user-network and user-user signalling 
as well as low data rate user data transfer [23].
H Channels HO 384kbps, H11 1536kbps and H12 1920Kbps 
for high data rate transfer.
The Basic Rate is packaged as 2B+D, whereas the Primary 
Rate may be packed in a number of ways including B, H and D 
channels. For example, a Primary Rate interface may be 23B+D 
(1544kbps interface) or 30B+D (2048kbps interface).
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3.5.2 Basic Rate Access
The Basic Rate Access (BRA) operates at 144kbps and is 
packaged as 2B+D, where the D channel is 16Kbps. The BRA includes 
a passive bus configuration where multiple TE's may access the 
shared access medium simultaneously. A contention resolution 
scheme is included in the specification for BRA. The physical 
layer recommendations for BRA are contained in CCITT 
Recommendation I430.
3.5.3 Primary Rate Access
The physical layer recommendations for PRA are contained in 
CCITT Recommendation 1431. The electrical and physical 
recommendations are based fully on Recommendation G703 for 
both the 1544kbps and 2048kbps PRA's.
The framing scheme is also based fully on Recommendation 
G704 for both 1544kbps and 2048 kbps PRA's. These
recommendations were detailed fully in Section 3.1 and 3.2.
For the 1544kbps interface the 24 frame multiframe 
structure (ESF) is used. The Facility Data Link (FDL) and CRC-6 use 
of the F bits has been left for further study in 1431. Time slot 
24 is allocated to the D channel in CCS mode. For the 2048 kbps 
interface the basic CCS frame is used with the D channel allocated 
to time slot 16. The use of CRC-4 multiframing and the use of spare 
bits has been left, in the Red Book, for further study.
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3.6 D CHANNEL PROTOCOLS
As yet only the physical layer protocols have been defined 
for all channels. However, the D channel protocols have been 
defined up to and including layer 3. The D channel is primarily used 
by the user to carry signalling information to/from the ISDN 
network. This signalling is used to control establishment, 
maintenance and dis-establishment of ISDN services [27]. The 
physical layer specification of the D channel was discussed in 
Sections 3.5.2 and 3.5.3.
The user-network data link layer protocol is called LAP-D 
and is defined in CCITT Recommendations I440 (Q 920) and 1441 (Q 
921). The network layer protocol, called Protocol D, is defined in 
CCITT Recommendations I450 (Q 930) and 1451 (Q 931). The Q 
series recommendations, in bracket, are equivalent to the I series 
recommendations. The features of these protocols, which have a 
direct bearing on the High Speed Link System, will be
discussed in subsequent sections.
3.6.1 LAP-D: I 441 (Q 920)
LAP-D provides for the interchange of frames between 
layer 2 entities. These entities are located in the user terminals, 
the NT2 and the user side of the ISDN exchange. LAP-D supports 
multiple user terminals and the ability to operate multiple 
connections per terminal [23].
62
Two types of operation are possible [23]:
a) Unacknowledged. Frames are not acknowledged. No 
error control or flow control procedures are defined.
b) Acknowledged. Frames are acknowledged in providing 
error and flow control procedures. Two forms are possible:
i) Single Frame. Each frame is individually 
acknowledged.
ii) Multiple Frame. A number of frames (I 
frames) may have their acknowledgement 
outstanding at any one time.
Frame Structure
Use is made of the HDLC frame envelope as shown in Figure
3.11.
There are three types of frames [23]:
a) Unnumbered Frames (U) have a control field of one octet. 
May be used for unacknowledged and single frame 
acknowledged operation. They do not contain sequence 
numbers.
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1 1 n 1 or 2 2 1
Flag FCS Inform ation Control Address Flag
FCS= Frame Check Sequence 
N(R)= Receive Sequence Number 
N(S)= Send Sequence Number 
SAPUSAP Identifier
p/f= Poll/Final Bit
C/R= Command/Response Bit
TEI= Terminal Endpoint Identifier
Figure 3.11 LAP-D Frame Structure
b) Information Frames (I) are used to perform layer 3 
information transfers. They include sequence numbers, 
N(R) and N(S), which may be either modulo 8 or modulo 
128.
c) Supervisory Frames (S) are used for data link 
supervisory functions such as acknowledging I frames. 
They include only N(R) sequence number.
The address field includes the subfields TEI and SAPI. The 
SAPI is used to identify the point of access, from layer 3, to layer 
2 services [23]. Thus, it implicitly identifies the type of 
information being interchanged, such as user-network
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signalling, packet switched D channel data or management 
exchanges [25]. The TEI is used to address individual data link 
terminal end points. It enables multiple data links to be 
multiplexed onto the one D channel [23]. Broadcast addressing is 
accomplished by assigning a single TEI value to address all 
terminals in multipoint BRA configurations [25].
3.6.2 Comparison of LAP-D with HDLC
Although LAP-D uses the HDLC frame envelope with HDLC 
flags, FCS and bit stuffing, LAP-D contains a number of 
differences when compared with HDLC operating in Asynchronous 
Balanced Mode (ABM).
These include [23]:
i) Extended address fields and extended sequence 
numbering.
ii) Provision for data link multiplexing and 
broadcast addressing.
iii) Test frames and Frame Reject frames (FRMR) are not 
used in LAP-D.
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3.6.3 Protocol D: I 451 f Q 931 )
Protocol D is designed to be a universal network protocol used
by user equipment to access the ISDN [23]. It is designed to support
[25]:
i) Circuit switched and packet switched calls between 
ISDN users.
ii) Calls between ISDN users and the existing PSTN.
¡¡i) Packet switched calls between ISDN users and users 
of the existing Public Packet Switched Data Network 
(PPSDN).
iv) Customer invoked permanent "calls” between ISDN 
users.
v) Customer invoked "supplementary services" such as 
call charging, call diversion and closed user groups.
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CHAPTER 4
IMPLEMENTATION OF A REMOTE LAN 
INTERCONNECTION SYSTEM
This chapter examines the implementation of a Remote LAN 
interconnection system. The LAN interconnection is performed by 
use of an IEEE 802.1 MAC remote bridge. A functional 
description of the implementation is given. Particular emphasis 
is given to the development of the High Speed Link System, used to 
perform the interconnection using Megalink 2 digital links. The 
stages of development and current status of the 
implementation are discussed.
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4.1 INTRODUCTION
The system is an implementation of an IEEE 802.1 MAC 
bridge, operating as a remote bridge. As shown in Figure 4.1, the 
system also provides support for the integrated interconnection of 
remote Digital PABXs. Figure 4.2 details the protocol flow 
specifically for the LAN interconnection of Figure 4.1. The relay 
function in each bridge performs as an IEEE 802.1 D spanning 
tree MAC bridge. Inter-LAN packets are transferred between 
bridges in HDLC frames. The HDLC protocol is used to provide link 
control across the high speed link.
The high speed link used in this implementation is a Megalink 
2, G703/G704, 2048kbps, point to point digital service. However, 
the system is also designed to support a variety of high speed 
links in the future, such as:
- 1544kbps G703/G704 point to point primary digital 
links.
- Links provided by ISDNs through either 2048kbps or 
1544kbps Primary Rate Access points.
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Figure 4.2 LAN Interconnection Protocol Flow
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In addition to its function as a bridge, the system also 
supports service integration. Two digital link interfaces are 
provided. One of these interfaces is connected to the high speed 
link, while the other interface may be connected to a digital PABX. 
Traffic from the PABX may be multiplexed with inter-LAN data for 
transmission across the digital link. As discussed in Section 2.7 
this feature allows existing Megalink users to integrate PABX 
and LAN interconnections on the one digital link.
Figure 4.3 Overview of the High Speed Link System
The major part of the system is the High Speed Link System. 
As shown in Figure 4.3, it provides interfaces to two digital links. 
These Link Interfaces will be discussed further in Section 4.5. The 
High Speed Link System also contains a Data Interface which 
supports the operation of up to 64 separate data links. These data 
links are accessible from the System Bus. The Data Interface 
provides partial link layer protocol support for each separate data
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link. That is, the Data Interface performs framing and formatting 
functions.
Typically, one of these data links is used to support the 
transfer of the inter-LAN data stream, originating from the bridge. 
When the High Speed Link is a Primary Rate Access to an ISDN, a 
data link may be used to support communication over the D channel. 
Data links may also be used to support the use of separate data 
interconnections, for use as either point to point data services or 
as part of a private user data network. The Data Interface will be 
discussed further in Section 4.4.
The switching function, of Figure 4.3, performs arbitrary 
switching between Link Interfaces and the Data Interface. This
allows a multiplexing/demultiplexing function to be performed, in 
order to achieve service integration.
4.2 IMPLEMENTATION OVERVIEW
The system was implemented using an existing network
processor, Computer Protocols' CS410. The CS410 operates as a 
network processor in Computer Protocols’ proprietary network
architecture. It provides a ready made base on which to implement 
an operational system quickly and reliably.
The CS410 is a Multibus I based computer system. It
provides a number of existing software modules useful for 
implementing an IEEE 802 Remote Bridge. These include:
- A real-time operating system, CPOS.
- IEEE 802 MAC and LLC layer protocol modules.
- Various link layer protocol modules including a HDLC 
protocol module.
The additions and modifications to implement the remote 
bridge were as follows:
1) The design of versatile High Speed Link System hardware. 
This hardware provides a physical interface to the digital 
links, a general switching function for implementing 
data/voice multiplexing and demultiplexing and a Data 
Interface for transfer of data between the System Bus and the 
digital links.
2) The writing of an IEEE 802.1 D MAC bridge. This performs 
the relay function of Figure 4.2 in accordance to IEEE standard
802.1 D.
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3) The development of software to control and manage the 
High Speed Link System hardware. This includes device 
drivers, link specific error control functions and link 
specific management functions. The link specific software was 
developed for the implementation on a G703/G704 Megalink.
The development of the High Speed Link System hardware 
and software (1 & 3 above) were the activities conducted in 
this project. The development of the bridge software (2 above) 
was conducted by Computer Protocol Pty Ltd.
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4.2.1 Functional Overview
The functional overview of the system, based upon the CS410, 
is shown in Figure 4.4. The system is implemented as a collection 
of modules, allowing individual modules to be used at a later 
stage in the development of new systems. The backbone tying the 
modules together is the Multibus I system bus. Multibus I is in
widespread use and has been formalised into IEEE Standard 796 
[31].
MULTIBUS I 
SYSTEM BUS
Figure 4.4 Functional Overview of the System
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The master processor performs the following functions:
1) Execution of the High Speed Link System software.
2) HDLC protocol control of inter-LAN data transfers 
across the link.
3) Management of data transfers between boards in the 
system.
The master processor is implemented using an SBE MK10 
board. The board is based around a Motorola MC68010 
microprocessor running at 10Mhz.
The LAN processor executes the IEEE 802 MAC bridge 
software. The LAN interface provides an interface to the IEEE
802.3 LAN. These functions are implemented using an SBE 
MLAN-E board. The MLAN-E incorporates a 10Mhz MC68000 
microprocessor, with the LAN interface supported by an AMD7992 
Local Area Network Controller (LANCE).
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4.3 HIGH SPEED LINK SYSTEM HARDWARE
The block diagram of the High Speed Link System hardware is 
shown in Figure 4.5. A detailed description of the hardware is 
provided in Appendix 1.
Data Stream Link Stream
HIGH
Figure 4.5 High Speed Link System Hardware Block Diagram
Each major block of Figure 4.5 will be discussed in depth in 
subsequent sections, however in order to obtain an overall 
understanding, the major functions of each block will be discussed 
here. Each Link Interface provides a physical and functional 
interface to a digital link. These digital links may be either a 
2048kbps G703/G704 high speed digital link or a digital PABX. Each 
Link Interface provides for line driving and sensing as well as line 
encoding/decoding and framing/de-framing functions. The Data 
Interface provides an interface to the Multibus system bus for 
transference of data. The Main Part provides a general switching 
function between the Data Interface and the Link Interfaces. It 
also provides clock and timing control signals.
4.4 DATA INTERFACE
This section begins by examining the data transfer functions 
needed for the overall system. It also examines possible future data 
transfer requirements and possible implementation scenarios. With 
this in hand, the design philosophy used to best meet these 
requirements, is described.
The minimum data transfe r requirem ent, when 
interconnecting remote LANs, is to provide a mechanism whereby 
inter-LAN data may be transferred between remote bridges. 
Recall from Section 4.1 and Figure 4.2 that inter-LAN data originate 
from the bridges and that the HDLC protocol is to be used as the 
link protocol across the high speed link. Thus, the implementation 
of the Data Interface could be accomplished by providing access 
to a single channel , interconnecting the remote bridges over the 
high speed link. Information would be transferred over this channel 
in HDLC envelopes, using the HDLC message repertoire. It is, 
however, desirable that the data rate of this channel be 
configurable to enable selection of the link capacity between 
bridges. As discussed in Section 2.6, the link capacity required is 
dependent upon the volume of inter-LAN traffic and the maximum 
packet transfer delay that can be tolerated by the application. 
Selection of the channel data rate is performed by appropriate 
bandwidth allocation of the high speed link. Recall from Sections 
3.1, 3.2 and 3.5 that the high speed link will consist of a number of 
64kbps time slots. The allocation of high speed link bandwidth 
involves selecting the required number of these time slots to carry 
the above channel.
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Implementation of this single, variable rate HDLC link could 
be achieved using a HDLC protocol controller together with a 
serial communications controller (SCC). Some mechanism to 
interface the SCC to the high speed link, and to provide bandwidth 
selection, is also required.
When working with an ISDN primary rate digital link (CCITT 
1431), it would be desirable to provide an interface, up to and 
including layer 3, to the D channel of each primary rate access. 
Recall that the High Speed Link System provides two Link 
Interfaces for connection to digital links. It may be necessary, in 
some applications, for both of these digital links to be ISDN 
primary rate digital links ( CCITT 1431). Thus, for maximum 
flexibility, we require two D channel interfaces, one for each 
Primary Rate Access. As discussed in Section 3.5.1, each D channel 
would be used for user-network signalling and, possibly, user­
user signalling and data transfer.
As discussed in Section 3.6.2, the D channel link protocol, 
LAP-D, is sufficiently different from HDLC to preclude the use of 
a HDLC protocol controller to implement it. A separate LAP-D 
protocol controller would be required to maximise implementation 
of the LAP-D protocol in hardware. The layer 3 D channel protocol, 
Protocol D, could be implemented in software.
Additionally, it would be desirable to provide for the
transfer of other data across the digital link, in addition to the D
channel and the inter-LAN packet transfer stream. Specifically,
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we may wish to utilise a number of ISDN B and/or H channels as 
data channels or provide a number of data channels across a 
Megalink. These data channels may be used for applications such as 
interm ittent remote data transfer or control/telemetry data 
transfer. Further, the exact link protocols that would be used on 
these channels is not yet defined.
The implementation of the above protocols, using 
individual protocol controllers and serial communications 
controllers, would be rather complex and inflexible. This method of 
implementation is also likely to be limiting, if not impossible, in 
view of the fact that some of the protocols are not yet defined. The 
approach taken in this project was to produce a flexible Data 
Interface which provides a number of separate interfaces, each 
interface providing protocol support for a wide range of link 
protocols. The Data Interface provides support for up to 64 
separate data streams. This support includes low-level formatting 
functions such as flag insertion/deletion, bit stuffing and CRC 
generation and checking. The remainder of each particular protocol 
is implemented in software, running on the Master Processor.
The major part of the Data Interface is implemented using 
two AT&T T7115. The T7115 is one of a number of versatile 
communications controllers that have recently become available, 
with the proliferation of ICs aimed at ISDN use [32]. The T7115, 
or Synchronous Protocol Data Formatter (Spyder-T), allows up to 
32 time division multiplexed virtual channels to be operated 
independently on a serial stream of 2048kbps maximum data rate. 
That is, the Spyder-T provides separate protocol formatting for up
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to 32 data streams, which are time division multiplexed on a 
single, full duplex serial stream. In this application the serial 
stream always operates at 2048kbps.
Thus, the Spyder can be viewed as having multiple input ports 
and a single output port, as shown in Figure 4.6. On the transmit 
side, each input port accepts data packets which are then 
formatted and multiplexed onto the output port. With reference to 
Figure 4.5, the output port carries a stream of concatenated data, 
called a Data Stream. The actual structure of this Data Stream, 
described fully in Section 4.5.2, consists of 32 by 8 bit time slots. 
The data rate of individual channels, provided at each input port, is 
configurable from 8kbps up to the maximum 2048kbps. For an 8kbps 
input port channel, one 64kbps time slot would be allocated in the 
Data Stream, but only 8Kbps of its capacity would be utilised. Note 
that the remaining capacity of the time slot is still available for 
use by other input port channels. For a 2048kbps input port 
channel, all 32 64kbps time slots in the Data Stream would be 
allocated. The position of these individual channels in the Data 
Stream is also configurable. That is, the mapping between channels 
provided at the input ports and their time slot positions in the Data 
Stream is selectable. Individual input port channels can be 
configured for transparent operation (no formatting) , or to 
provide HDLC formatting. HDLC formatting/de-formatting involves 
insertion/deletion of flags, FCS generation/checking as well as 
bit stuffing. The HDLC formatting provided supports HDLC, LAP-D 
and LAP-B protocols [33]. The resulting Data Stream, from the 
Spyder output port, is mapped onto time slots of a Link Stream by 
the High Speed Link System Main Part. These Link Stream time
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slots are then mapped onto physical time slots on the digital link 
by a Link Interface.
INPUT
PORTS
0
1
31
F = Link Protocol Formatting Functions 
D = Link Protocol De-formatting Functions 
MUX = Multiplexer
DEMUX = Demultiplexer
Figure 4.6 Spyder Functional Diagram
The input port channels are accessible through shared memory 
buffers on the High Speed Link System board. In the implemented 
system, the input ports are accessed by the Master Processor, 
which transfers inter-LAN data between the LAN processor and the 
High Speed Link System.
Figure 4.7 shows examples of possible Spyder input port 
channel configurations. This figure shows the contents of the Data 
Stream, containing input port channels, with input port channel
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numbers assigned. In Figure 4.7a the Spyder is configured to 
operate 32 separate 64kbps input port channels. Of course, 
2048kbps digital link systems allow only 31x 64kbps time slots to 
be accessible, so that only 31 of the available input port channels 
could be successfully operated at once. For example, channel 0 may 
be left unused in Figures 4.7a-d, to allow insertion, by the Link 
Interface, of framing bits into time slot 0 of the 2048kbps digital 
link.
In the situation where the 2048kbps digital link is an ISDN 
PRA, one of the 64kbps input port channels may be nominated to 
support D channel signalling. In Figure 4.7a this channel is assigned 
channel number 16 and is carried in time slot 16 of the Data 
Stream. The exact Data Stream time slot, used to carry the D 
channel, is unimportant, as the Main Part has the ability to arrange 
placement of any Data Stream time slot into the appropriate time 
slot of the 1431 digital link. This input port channel would be set up 
to perform HDLC formatting, with the LAP-D and Protocol D 
protocols being implemented by the Master Processor.
Figure 4.7b shows a typical application for a LAN bridge. 
Channel 2 is operated as a high data rate channel for the transfer of 
inter-LAN packets, using the HDLC protocol. Again, D channel 
protocols are being operated on Data Stream time slot 16, as input 
port channel 1. The remaining 64kbps Data Stream time slots could 
be used for other dedicated data interconnections. They could also 
remain unused by the Data Interface, to allow insertion, by the Main 
Part, of PABX voice/data streams for a PABX interconnection. The 
PABX voice/data streams would originate as all, or part, of a Link
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Stream from each of the Link Interfaces. One two-way stream 
would be a Link Stream associated with a local PABX, connected to 
the Link Interface, which has been nominated as being connected to 
a digital PABX. The other two-way stream, associated with the 
remote PABX, would be part of the other Link Stream and would 
originate from the other Link Interface connected to the high speed 
link. The actual insertion/deletion of PABX stream time slots 
would be accomplished by the Main Part.
0 1 2 3 4 1011 12 12 14 15 16 17 18 IS 2C21 22 22 24 25 It 27 28 29 3C 31
a) 32 x 64 kbps Channels
3 4 5 6 7 8
b) 1x 1536 kbps + 8 x 64 kbps Channels
c) 1 x ISDN H11 (1536kbps) + 2 x 64 kbps Channels
o 2
d) 1 x ISDN H12 (1920 kbps) + 2 x64kbps Channels
Figure 4.7 Data Stream Assignments
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Figure 4.7c shows an ISDN application where a 1536kbps H11 
channel is being supported on channel 2. Channel 3 would be unused 
in 1544kbps systems but could be used as required in 2048kbps 
systems. Figure 4.7d shows a H12 ISDN channel, on channel 2, when 
operating with a 2048kbps PRA of the ISDN.
In summary, using the Spyder-T, the D channel can be set up 
as a 64kbps HDLC formatted channel. The inter-LAN packet transfer 
stream can be set up as an HDLC formatted channel of the required 
data rate. Additional data streams can be configured as required. 
Functional protocol control is performed by the Master Processor. 
An overview of the Data Interface using the Spyder-T is shown in 
Figure 4.8.
If a high speed link is connected to both of the two available 
Link Interfaces, a maximum of 64 time slots are available. Two 
Spyders are provided to fully utilise these time slots, if required. 
The Master Processor reads/writes buffers for each channel in the 
Dual Ported RAM (DP RAM) through the Multibus Interface. The 
Spyders are DMA devices. Transmit buffers for each input port 
channel are placed in the shared DP RAM and the Spyder transmits 
the buffer by performing a DMA read of its contents. On the receive 
side, nominated receive buffers are filled by the Spyder using DMA. 
The Multibus Interface also provides for interrupt communication 
between the Spyders and the Master Processor. The Master 
Processor and the Spyders communicate using these interrupts as 
well as control structures located in DP RAM.
MULTIBUS I 
SYSTEM BUS
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Figure 4.8 Data Interface Functional Diagram
The Arbitration circuitry arbitrates and controls access to 
each DP RAM by the Master Processor and the associated Spyder. 
When all Spyder input port channels are fully utilised, as 32 x 
64kbps channels, the DP RAM accesses by the Spyder become 
frequent and time critical. In fact the maximum time that the 
Spyder can be made to wait for a DMA access is far less than the 
time required to perform an access from Multibus. If the Spyder 
does not have its DMA request satisfied within this maximum time 
data communication is severely disrupted. This means that if a 
Spyder DMA request occurs during an access from Multibus some 
action may need to be taken. The obvious solution to this problem is
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to pre-empt the Multibus access, in favour of the DMA request. 
However, this can impose throughput limitations if Multibus 
accesses are continually being pre-empted and then restarted. The 
solution adopted by the Arbitration circuit is to overlay Multibus 
and DMA accesses so that they can occur simultaneously. The key 
to the design was the recognition that although the entire Multibus 
access was quite long, the actual time taken in driving the memory 
can be made quite short by using very fast memory. The Spyder is 
inhibited from performing DMA only during this short time period. 
The reader is refered to Appendix 1 for detailed description and 
timing of the Arbitration circuit.
4.5 LINK INTERFACE
In order to interface to a digital link, the Link Interface must 
meet both the physical/electrical and the functional requirements 
of the digital link. The physical/electrical requirements include
line voltages and coding. The functional requirements include 
the interpretation of bits in the serial stream and the framing
formats. Both the physical/electrical and functional requirements 
were examined in Section 3.1 (1544kbps), Section 3.2 (2048kbps) 
and 3.5.3 (ISDN PRA).
4.5.1 Phvsical/Electrical Requirements
The Link Interface must be able to interface a 2048kbps, 
G703, 75 ohm coaxial Megalink service, or Digital PABX. It is 
desirable that it be easily modifiable to 1544kbps G703 primary 
digital services and 2048/1544 kbps 1431 ISDN Primary Rate
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Rate Interfaces.
Two approaches can be taken to- provide support for all of 
the above interfaces.
1) Provide dedicated interfaces for all required and 
expected systems.
2) Provide a generic interface that is used for all systems. 
Any mapping between the generic interface and the 
required interface can be accomplished on a small, 
replaceable interface board.
The main advantage of the second approach is that the 
majority of the hardware is made independent of the digital link 
system being used.
The second approach, above, was taken in this project and a 
generic interface was defined. The generic interface is called the 
G704/G703 interface. It is defined in terms of the set of lines 
used to transfer information and the manner in which 
information is transferred. The set of lines defines the allocation 
and function of physical lines between the main board and a 
replaceable interface board. Information is transferred over these 
lines in a defined format. The G704/G703 interface specification is 
contained in Appendix 3.
The block diagram of a Link Interface is shown in Figure 4.9. 
The High Speed Link System incorporates two such Link Interfaces.
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The G703 part represents the small, replaceable Interface board 
which Interfaces to the digital link. The G704 part Implements the 
digital link functional requirements. These requirements will 
include framing of streams being sent to the digital link and 
deframing of streams received from the digital link.
G703/G704
INTERFACE
f
Figure 4.9 Link Interface Block Diagram
4.5.2 Functional Requirements
Early in the implementation stage it was thought that the 
most general approach to implementing the functional 
requirements of the digital link was the use of a dedicated 
Digital Signal Processor (DSP). Currently available DSPs, such as 
the AT&T DSP16 [34], have both the processing power and signal 
speed to easily satisfy the implementation. However, the use of 
a DSP has several drawbacks. The major drawback is the
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development time required to construct software to run on the DSP. 
A fairly expensive development environment is also required.
The use of readily available VLSI ICs, which meet the 
appropriate CCITT recommendations, sign ificantly reduces 
development time. The versatility of the system is only
marginally reduced if the VLSI 1C implements all the expected 
functional requirements. That is, G704 for 1544/2048kbps primary 
digital services and 1431 for ISDN PRA. Many such ICs exist, 
including those marketed by Siemens, AT&T and Mitel.
However, although they are able to satisfy the 
functional requirements, many of the ICs present a different 
system stream when working with 2048kbps and 1544kbps link 
systems. That is, on the receive path the deframed stream will be 
at the data rate of the corresponding digital link. Figure 4.10 
reviews the basic frame structure for 1544kbps and 2048 kbps 
systems. When working with 1544kbps digital links many ICs will 
present a received serial stream, or system stream, at 1544kbps. 
The structure of the system stream will be based upon the the 
structure of the 1544kbps basic frame, shown in Figure 4.10a. In 
the transmit direction these ICs expect a stream of 1544kbps basic 
frames for transmission on the digital link. When working with 
2048kbps digital links these ICs operate at 2048kbps with streams 
based upon the basic 2048kbps frame, shown in Figure 4.10b.
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Obviously, it would be desirable that the system stream be 
the same for both 1544kbps and 2048 kbps systems. In order to 
achieve this goal it is necessary to define a standard system 
stream, made up of standard system frames. In order to 
accommodate both 1544kbps and 2048kbps systems, the system 
stream is required to operate at the highest data rate, that is, 
2048kbps. The system stream is based upon a 32 by 8 bit time slot 
system frame, as shown in Figure 4.10c.
Consider Figure 4.9 with the Link Stream carrying frames, 
having the structure of a standard system frame, defined above. 
When working with 2048kbps systems each time slot of the 
system frame, carried on the Link Stream, represents a
corresponding time slot in a 2048kbps basic frame. In the receive 
direction, time slot 0 of the system frame will contain the control 
information contained in time slot zero of the received digital link 
frame. Time slot 16 of the system frame will contain signalling 
information from time slot 16 of the digital link. All other time 
slots in the system frame will contain data and/or digitised voice. 
In the transmit direction the G704 part will insert control 
information into time slot 0 of a system frame, and possibly
multiframing or signalling information in time slot 16. This system 
frame will be carried on the outgoing Link Stream. The G703 part 
will then transmit the resulting frame as a 2048kbps basic frame.
When working with 1544kbps systems only 24 of the system 
frame time slots contain valid information. The first 24 time slots 
are directly mapped onto the 24 time slots of the basic 1544kbps
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frame, the remaining system frame time slots are unused. In the 
transmit direction the contents of the 24 system frame time slots 
are placed in each of the 24 time slots and the appropriate F bit is 
inserted, by the G704 part, to form a 1544kbps basic frame.
The Mitel family of VLSI ICs operate with a system stream 
compatible with that presented above. It is called the ST-Bus [35]. 
Support for both 2048kbps and 1544kbps is provided, in the Mitel 
family, by two separate pin compatible VLSI ICs. One member of 
the family, the MH89790, being used for 2048kbps systems and 
another, the MH89760, being used for 1544kbps. Thus, to operate 
with either 2048kbps or 1544kbps systems requires the insertion 
of the appropriate IC.
As well as requiring an appropriate interface for transferring 
information between the digital link and the Main Part, the Link 
Interface requires an interface over which control and status 
operations can occur. These operations include:
1) Control operations to set the framing mode and line 
encoding technique for 2048kbps and 1544kbps systems. 
These were discussed in Sections 3.1 (2048kbps), 3.2 
(1544kbps) and 3.5 (ISDN PRA).
2) Status operations to determine if an alarm condition, 
such as loss of received signal, is present on the digital 
links. These alarm conditions will be defined and 
discussed in Section 4.7.2.
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3) Control operations to perform a Consequent Action on 
the digital links. A Consequent Action is an action 
performed on a digital link transmit path in response to an 
alarm condition on a digital link receive path. Consequent 
Actions will be discussed in Section 4.7.2.
4) Signalling Operation. When operating with Channel 
Associated Signalling (CAS), we may require a facility 
which enables insertion and extraction of signalling 
information on a digital path. The reader is referred to 
[38] for a discussion of how this facility is used when 
performing a PABX interconnection.
Performing these control operations, gathering digital link 
status, performing Consequent Actions and insertion/removal of 
signalling is accomplished, in this system, using system frames. 
That is, control, status and signalling operations are conducted 
over system frames between the High Speed Link System Main Part, 
shown in Figure 4.5, and the G704 Part, shown in Figure 4.9. These 
streams are called Link Control and Link Status Streams. This 
means that all accesses to the Link Interface are conducted over 
system streams, which have the same structure over all digital 
link types.
Figure 4.11 details the system streams connected between 
the Main Part and each Link Interface. The Link Stream carries data 
transferred to/from the digital link connected to the Link 
Interface.
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Figure 4.11 System streams between Main Part and a Link Interface
Link Control Stream 0 carries information used to set the 
operating mode of the Link Interface, e.g. Framing format and line 
encoding. Link Control Stream 1 carries signalling information. This 
information consists of actual signalling bits as well as signalling 
control information, such as the multiframing pattern to be used 
and spare bits for National and International use.
The Link Status stream contains the digital link status 
indications. The Link Status stream also contains received 
signalling bits.
By providing appropriate timing signals, the Spyders in the 
Data Interface can be made to produce Data Streams which are 
equivalent to these system streams. With reference to Figure 4.5, 
this means that Data Streams and Link Streams are all of the same 
format. Thus, information is carried between the major blocks of 
the High Speed Link System in homogeneous system streams. This 
homogeneity of information, control, status and signalling
streams across a variety of digital link systems, when coupled
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with a general system frame switching function, provides a 
powerful and versatile link interface tool.
4.6 MAIN PART
The block diagram of the Main Part is shown in Figure 4.12.
DATA
STREAMS
MULTIBUS 
◄ -------- ►
Figure 4.12 Main Part Block Diagram
The Functions of the Main Part are as follows:
1) Switching of system frames. System frames are 
carried in the Data Streams, Link Streams and the Link 
Control/Status Streams.
2) Clock and Timing control for the entire system.
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3) Interfacing to the Multibus for control setting and 
status reporting of the Link Interface, as well as for 
setting the configuration of the switch.
4.6.1 System Frame Switching
In order to multiplex and demultiplex streams a 
switching function needs to be provided. This is accomplished using 
a time/space switch.
The system streams, associated with the Data Interface and 
the Link Interface, carry system frames. The two system 
streams associated with the Data Interface are called Data 
Streams. As was shown in Figure 4.11, each Link Interface has one 
Link Stream, two Link Control Streams and one Link Status Stream 
associated with it. All of these streams carry system frames
consisting of 32 by 8 bit time slots, as was shown in Figure 
4.10c. Switching of system frames involves switching of 
individual time slots of the system frames. The two basic 
switching schemes are time switching and space switching. 
These switching schemes are shown in Figure 4.13.
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Time Switching
Figure 4.13 Switching Schemes
Space switching involves switching a system frame time 
slot in one system stream to a corresponding system frame time 
slot in another system stream. Time switching involves switching 
a system frame time slot to another system frame time slot
position in the same system stream. Time/space switching is a 
combination of time and space switching schemes, and allows 
individual time slots to be arbitrarily switched. The
time/space switch is implemented using the Mitel 8980 Digital
Crosspoint Switch. A block diagram of the 8980 is shown in Figure
4.14.
Information in outgoing system - stream (OS n) time slots can 
be obtained either by switching from an incoming system stream 
(IS n) time slot or by the insertion of user-defined data. Incoming 
system stream timeslots are placed into a 256 byte Data Memory 
on a frame-by-frame basis.
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IS n = Incoming System Stream n 
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Figure 4.14 Block Diagram of the Mitel 8980
The 8980 contains another 256 byte memory, the User 
Memory, in which the user may write 8 bit data for insertion in 
each outgoing system stream time slot. The 256 byte Connection 
Memory contains information for each outgoing time slot of each 
system stream. This information determines the source of data for 
the respective outgoing system stream time slot. The outgoing time 
slot data source may be either the User Memory or an address in 
Data Memory. The Data Memory address designates a particular 
time slot in a particular incoming system stream. Thus, any time 
slot in any of the eight incoming system streams may be switched 
to any time slot of any of the eight outgoing system streams.
The user accesses the three memories through a Bus
Interface.
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Control information, which is to be sent to a Link Interface, 
is set up by writing control information into the User Memory, and 
then configuring the Connection Memory such that this information 
is outputted on the appropriate Link Control stream. Link Status 
streams, originating from the Link Interfaces, are examined by 
reading the contents of the Data Memory.
4.6.2 Clock and Timing Control
This section provides clock and timing signals. The major 
clock source is a 16.388Mhz system clock. A system stream clock 
of 2048kbps is used to clock system streams. In a synchronous 
network the clocks of all equipment in the network are required 
to be synchronised. As this system can be used as a terminal 
equipment in a synchronous network, the system stream clock must 
have the facility to be synchronised to the network clock. The
network clock is derived by extracting the clock from the
signal received from a digital link. This extracted clock is used to
produce the system stream clock using a Digital Phase Lock Loop
(DPLL). The extracted digital link clock contains short-term
jitter. The DPLL filters out this short-term jitter but maintains a 
system frame clock frequency that matches the long-term 
frequency of the extracted clock.
Buffering of frames is used to cope with short-term
variations between the system frame clock and the extracted 
digital link clock. By strap selection, either digital link may be 
used as a synchronisation source, or the system clock may be
99
generated internally, meeting the requirements of G704/I431, for 
stand-alone applications.
The system stream clock is used to produce a
system frame synchronisation signal. This signal delineates the 
boundary between system frames, ensuring that the Data
Interface, Link Interface and the Main Part produce synchronised 
frames.
The reader is refered to Section A1.11, of Appendix 1, for a 
discussion of the design issues and implementation details of the 
Clock and Timing Control Circuitry.
4.6.3 Multibus Interface
This provides an interface from Multibus to the Main Part. It 
allows the time/space switching configuration to be set, the Link 
Interface mode to be set and the Link Interface status to be read. 
The board also contains indicator circuitry to indicate the system 
state to the user. The Link System software, running on the Master 
Processor , examines Link Status streams from the Link Interfaces 
and sets the indicators through the Multibus Interface.
In Section 4.4 a Multibus .Interface was discussed in 
association with the Data Interface. That Multibus Interface, 
together with the Multibus Interface described here, represent the 
total functionality of the High Speed Link System board hardware 
used to interface to the Multibus.
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Interfacing to Multibus involves a number of important 
considerations. The Multibus I specification [39] is a specification 
of a computer system bus. However, it makes no attempt to specify 
the format of data that may be transferred over this bus. 
Particularly, it does not specify the byte order of word transfers 
over the 16 bit data bus. It does specify that the byte contained in 
the even memory location is transfered on the low order data lines 
( Data lines 0 - 7 ). The byte contained in the odd memory location 
is to be transfered on the high order data lines ( Data lines 8-15 ). 
Unfortunately, there are two word storage schemes in use. Motorola 
68000 family processors store the most significant byte of a word 
first in memory followed by the least significant byte of the word 
in the next memory location. Intel processors operate in an 
opposite manner: least significant byte first followed by the most 
significant byte. Thus, during a word transfer, it is not possible to 
predict the significance of the bytes contained on the low or high 
order Multibus data lines.
However, the T7115 Spyder, by default, expects words in 
shared memory to be stored in a particular order. Thus, a problem 
could occur if the shared memory is accessed from Multibus using 
word transfers. The obvious solution is to ensure that only byte 
transfers occur from Multibus to shared memory. However, this 
would severely slow down shared memory information transfer.
Fortunately, the order in which the Spyder expects words in 
shared memory can be reversed by setting a Spyder register control 
bit. If a design decision is made to ensure that the system software 
always stores words in shared memory on even memory
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boundaries, then the system software can initially set or clear 
this Spyder register bit, based only on a knowledge of the type of 
equipment that it runs on. In this way the system can operate with 
varying Master Processor types.
The Multibus specification [39] also specifies that equipment 
with either 8 bit data buses or 16 bit data buses, may operate on 
the bus. The specification defines a protocol to be adopted by 
equipment to ensure correct information interchange. Section A1.6 
of Appendix 1 details this protocol and its implementation in the 
High Speed Link System.
4.7 HIGH SPEED LINK SYSTEM SOFTWARE
This section discussed the functional aspects of the High 
Speed Link System software. The High Speed Link System 
software is made up of the following modules:
1) Low-level functions. These functions are used to 
operate the High Speed Link System Hardware. They act 
as device drivers for all other software. They are used 
exclusively by the other modules to achieve as much 
hardware independence as possible.
2) Initialisation functions. This module provides high 
level mechanisms to configure and initialise the High 
Speed Link System hardware, based on defined parameter 
settings. These parameters will be discussed further in 
Section 4.7.1.
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3) Error Control Task. This task controls error conditions 
on the digital links. It is based upon CCITT Rec. G732 
with special handling introduced for an integrated 
PABX/LAN interconnection.
4) Management Functions. These functios provide a high 
level interface for the management of the High Speed Link 
System.
The software overview is shown in Figure 4.15.
ERROR CONTROL
Figure 4.15 High Speed Link System Software Overview
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4.7.1 Initialisation and Configuration
The initialisation and configuration parameters for the
system are contained in a configuration record in a configuration 
file. This configuration file is contained on a floppy disk and is 
loaded by the CPOS operating system at system startup. These 
parameters are user-selectable and control the operation of the 
system. The functional description of the parameters are as 
fo llo w s:
1) High Speed Link System Base Addresses. The location 
of the High Speed Link System board in the Multibus I 
address space. These addresses are also switch selectable 
on the board. This allows a number of High Speed Link 
Systems to be operated in parallel. This allows the bridge 
to perform multiple LAN interconnections. It may also be 
used to allow a system, operating as a node processor, to 
use multiple high speed digital links in a private network.
2) PABX Definition. Specifies if the high speed link is to 
be used to interconnect digital PABXs.
3) Signalling and Framing. Defines the signalling system, 
CAS or CCS, and the framing scheme to be used on the 
digital links.
4) Line Encoding. Specifies the line encoding technique 
to be used on the digital link. This will be specific to the 
digital link system being used and must be compatible
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with the hardware configuration.
5) Port Configuration. Specifies the configuration and 
switching of system information streams. This parameter 
defines logical ports for Data Interface and Link 
Interface information streams and the way in which 
they are mapped onto system stream time slots. Data 
Interface ports were described in Section 4.4 as input 
port channels. Each Data Interface port accesses a 
separate data link, operating over the digital links. Link 
Interface ports may define Link Stream time slots, which 
have been nominated to carry the separate data links, 
after being switched by the Main Part, or may define 
associated time slots in Link Control Streams or Link 
Status Streams. For example, a Link Interface port which 
describes the signalling time slots in a Link Control 
Stream may be defined. The switching function of the Main 
Part provides a versatile interface between Link Interface 
and Data Interface ports.
The reader is referred to [36] for a detailed specification of 
the initialisation and configuration parameter functions and 
configuration record formats.
4.7.2 Error Control Task
A number of abnormal conditions can occur on the digital 
links. Using the nomenclature of the CCITT, these abnormal
conditions are called alarm conditions. In order to recover from
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an alarm condition and/or provide an indication of its existence, 
consequent actions need to be taken by the High Speed Link System. 
The major function of the Error Control Task (ECT) is to produce 
consequent actions in response to link alarm conditions.
Table 4.1 details the alarm conditions and consequent 
actions applicable to a G703/G704 Megalink service or Digital 
PABX. CCITT Rec. G732 details the manner in which consequent 
actions are produced in response to a variety of alarm conditions, 
for 2048kbps multiplex equipment. The ECT is based on G732 with 
special protocols introduced to accomplish a multiplexed PABX 
interconnection across the digital link.
For example, a particular alarm condition is Alarm Indication 
Signal, AIS, which is an all 1's alarm on the digital link. Consider a 
PABX sending AIS to the High Speed Link System. If the High Speed 
Link System where to reflect this alarm condition to the digital 
link performing the interconnection then all other traffic across 
this digital link would be disrupted as well. In this system, the 
handling of PABX alarm conditions is accomplished by passing 
PABX alarm conditions across the interconnecting digital link as 
a non-disruptive indication. On receipt of this indication the High 
Speed Link System at the remote end will produce an alarm 
condition to its local PABX.
In this way the PABX interconnection is made as transparent 
as possible, without disrupting information transfer on 
the interconnecting digital link. A detailed definition of the 
ECT algorithm is contained in [36].
Alarm Condition Descr ip t ion
LOS
SLIP
Loss of received signal from digital link.
Frequency difference between received link 
extracted clock and system frame clock has caused 
frame buffer underflow/overflow.
TFSYN
MFSYN
Loss of received frame synchronisation.
Loss of received multiframe synchronisation (CAS 
mode only).
CRCSYN Loss of received CRC multiframe synchronisation 
(CRC mode only).
RXAIS
RXAIS16
Receiving all 1's alarm.
Receiving all 1's alarm in time slot 16 (CAS mode 
only).
ERR Greater than 10e-3 error rate in frame alignment 
words.
RFALM Receiving service alarm in bit 3 of non-frame 
alignment words.
RMFALM Receiving multiframe alarm in multiframe alignment 
words.
Consequent Action Description
PMA Prompt maintenance alarm. Given as an indication to 
the user and as an exception event for software.
FALM
MFALM
Send service alarm in non-frame alignment word. 
Send multiframe alarm in multiframe alignment 
word.
AIS
AIS16
Send all 1's alarm.
Send all 1’s alarm in time slot 16.
Table 4.1 Alarm Conditions and Consequent Actions
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The ECT is implemented as a timer interrupt driven task. 
Every 100ms an interrupt scheduler executes the ECT. When called, 
the ECT does a quick examination of the digital links to 
determine if any consequent actions need to be taken. If it 
detects any abnormal conditions it analyses the situation and 
produces the required consequent actions.
4.7.3 Management
The management module provides a number of system 
management facilities. These include [37] :
1) Statistics Collection.
2) Performance Monitoring.
3) Confidence and Diagnostic Tests.
4) System Control and Re-configuration.
4.8 DEVELOPMENT STAGES AND CURRENT STATUS
The development of the High Speed Link System hardware 
commenced in September 1988. The development was broken into a 
number of stages. The first stage involved development of a 
prototype Main Part and Link Interface. The primary purpose of 
this prototype was component evaluation and verification of 
compliance to CCITT Recommendations. This prototype was 
developed as an IBM PC I/O channel compatible card. The IBM PC 
was chosen as a development environment for two reasons:
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- The IBM PC system bus, the I/O channel, is extremely 
simple to interface to and can be viewed as a simplified 
version of Multibus I.
- The software development tools available on the PC 
are powerful, familiar and easy to use.
These factors lead to the development of a prototype quickly 
and efficiently. It was during this development that the
importance and specification of the generic G703/G704 interface 
was realised. Most of the software developed for this prototype 
was incorporated, with minor modifications, into the High Speed 
Link System software. This prototype was later used as a user- 
friendly digital link evaluation and simulation tool for continuing 
development work.
The hardware development was next moved into the
Multibus I environment. A wire-wrap prototype of the final High 
Speed Link System hardware was developed. As a large part of the 
hardware and software was investigated and verified during 
development of the PC prototype, this prototype was primarily 
concerned with development of a versatile Data Interface, 
examination of Multibus I interfacing requirements and the CS410 
development environment. Considerable problems were found with 
this prototype. These were determined to be due to noise. The 
characteristic impedance of the wire-wrap connections was found 
to be far too high for the signal speeds being dealt with. As a 
consequence the Spyder operation was not reliable.
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The production of a multi-layer PCB prototype in July 
1989 removed the noise problems encountered with the wire-wrap 
prototype. The High Speed Link System hardware performed 
successfully and reliably. At this stage the final version of the 
High Speed Link System software was developed and tested.
Development of the bridge software, by Computer Protocol, 
was commenced in February 1989. In August 1989 the software 
was successfully tested in two back-to-back systems, using a 
low speed link for interconnection.
In September 1989 a full system prototype was completed. 
This system incorporated the High Speed Link System and bridge 
software. The system was successfully demonstrated to Telecom 
Australia as a remote Ethernet bridge, using a Megalink 2 service 
to accomplish the interconnection.
The system prototype has undergone field trials, conducted 
by Telecom Australia, as a Remote Ethernet Bridge system, using 
a Megalink 2 service. During these trials it was found that the 
bridge throughput was limited to around 800 Ethernet packets per 
second. In order to increase this throughput, Computer Protocol are 
planning to run the bridge on a commercially available RISC based 
processor board.
The ability of the system to provide an integrated LAN/PABX 
interconnection has not yet been tested, due to the lack of 
availability of two Digital PABXs. There are plans to use slow-scan 
video codecs, instead of Digital PABXs, to provide an integrated
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LAN and slow-scan video tele-conferencing system.
The system is being commercially marketed by Telecom 
Australia and Computer Protocol as a Remote Ethernet Bridge. A 
production version of the prototype system, and the manufacturing 
facilities to produce it, have been developed by Computer Protocol. 
The final commercial system is now being sold. The modifications 
to operate the system with 1544kbps digital links are currently 
being made by Computer Protocol, in response to an agreement with 
an American company to supply the American market.
CHAPTER 5
CONCLUSIONS AND RECOMMENDATIONS
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5.1 CONCLUSIONS
The major achievement of this research project is the design 
and development of the versatile High Speed Link System. The 
specific features of this system are as follows:
1) The ability to support service integration. This was 
achieved by:
-The design of a versatile Data Interface which provides 
protocol support for arbitrary data streams.
-The definition and implementation of a general system 
frame structure, used for all serial information transfers.
-The use of a general system frame switching mechanism 
to provide a versatile multiplexing and de-multiplexing 
function.
2) The ability to be easily modified to operate with both 
2048kbps and 1544kbps digital links. These are provided by 
existing primary digital links and emerging Primary Rate 
Accesses to ISDNs. ISDN compatibility is supported by allowing 
easy access to the D channel and the ability to easily operate 
data channels. 2048kbps/1544kbps compatibility is supported 
by:
-The use of the defined system frame structure across all 
digital link types.
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-The use of pin compatible ICs to meet the functional 
specifications of each digital link type.
-The use of a small, replaceable interface board, used to 
satisfy the digital link physical/electrical specifications.
The High Speed Link System was used to successfully 
implement a Remote LAN interconnection system. This system uses 
an IEEE 802.1 MAC Bridge, operating as a remote bridge, to 
interconnect remotely located IEEE 802.3 LANs. Interconnection is 
achieved using Megalink 2, 2048kbps G704/G703 primary digital 
links. This system is now being developed commercially.
5.2 RECOMMENDATIONS
As a result of the activities conducted under this project a 
number of interesting areas of further research and development 
have become apparent.
1) The delay model presented in Chapter 2 simplified the re­
transmission protocol involved in bridge congestion. The 
congestion delay performance using practical protocols would be a 
useful area of investigation.
2) Extensive field trials of the implementation prototype are 
continuing. The performance characteristics of the bridge, under a 
range of operating conditions, need to be measured and evaluated.
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3) Development of 1544kbps and ISDN PRA line interfaces should 
be conducted.
4) The ability of the High Speed Link System to dynamically 
allocate system frame time slots should be used utilized to provide 
dynamic channel assignment for PABXs.
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APPENDIX 1
HIGH SPEED LINK SYSTEM HARDWARE
DESIGN
References:
[A1] Knight, R.L. "Link System Definition" Computer Protocol
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Product Functional Specification, Sept. 1989.
[A2] Mitel Semiconductor " Data Book Issue 6 " 1989.
[A3] AT&T "T7115 Synchronous Protocol Data Formatter 
Advance Data Sheet", August 1988.
[A4] AT&T "T-7115 User Manual", March 1989.
A1.1 SCOPE
This appendix describes the design of the G703/G704 High 
Speed Link System Hardware.
A1.2 OVERVIEW
The overall block diagram of the High Speed Link System 
hardware is shown in Figure A1. The block in Figure A1 labelled 
Link System is expanded in Figure A2. The overall system 
comprises two parts:
i) Multibus and Data Interface. Functional blocks are 
shown in Figure A1.
ii) Link System. Shown in Figure A2.
122
A1.2.1 MULTIBUS AND DATA INTERFACE
The Multibus and Data Interface provides the following 
functions:
- Dual Ported access to two on-board 128Kbyte or 512 
Kbyte memory address spaces for either memory access 
from a Multibus I standard bus or on-board Synchronous 
Protocol Data Formatter (Spyder-T) processors. A degree 
of concurrency between the Dual Port accesses is provided 
to enhance throughput.
- Two on-board Spyder-T's to provide up to 64 full 
duplex multiplexed serial communication channels. Each 
channels data rate and channel multiplexing scheme 
are under software control. Each channel fully 
supports synchronous data protocols. Supports the 
use of HDLC, LAP-B and ISDN LAP-D. Refer [A3]
- Multibus I access into a 64Kbyte I/O space for 
interrupt communication between the Multibus Host 
Processor board and the Spyders.
- An interface to a G703/G704 Link System for the 
switching, multiplexing and transference of voice/data 
streams over 2x2.048Mbps (Megalink and ISDN PRA) 
transmission paths. Voice streams may originate from 
an external PABX stream, to be multiplexed together 
with data streams from the Spyders. Refer [A1] & [A2].
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Figure A1 Multibus and Data Interface Block Diagram
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SPYDERS
LINK
Figure A2 Link System Block Diagram
The functional blocks, together with their functions, are 
as follows:
i) Spyder Interrupt and Attention Registers. These 
provide an interface in Multibus I/O space to the two 
Spyders. It provides an interface to:
- Pulse Attention pins of each Spyder.
- Read the interrupt status of the Spyders.
- Clear Interrupts from each Spyder.
- Reset both Spyders.
ii) Address and Control Buffers. Provide buffering of 
Multibus address and control lines as well as production 
of major board control lines.
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iii) Arbitration and Buffer Control. The arbitration 
system is used to arbitrate between Multibus and Spyder 
requests to access the Dual Ported memory. The Buffer 
Control switches the memory system a d d re s s  a n d  co n tro l 
buses between Spyders and Multibus.
iv) Data Switch. As well as switching the memory
system d a ta  bus between Spyders and Multibus the Data 
Switch orchestrates data access to the memory for
Multibus accesses. Refer to Section A1.6 for details.
v) Spyder System. Is the Spyders and associated circuitry.
vi) Memory System. Is the SRAM and decode circuitry for
the dual ported RAM as well as the Spyder
configuration pointers.
A1.2.2 LINK SYSTEM
The Link System allows access to two G703/G704 standard 
links. These links are used to access Telecom 2048kbps or 
1544kbps dedicated data links and/or ISDN Primary Rate user 
interfaces.
The functional blocks, together with their functions, are 
as follows:
i) Indicators. Provide line status indications to the user, 
using LEDs.
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ii) Clock and Timing. Provides system clocks and timing 
signals for the system.
iii) Framers and Time Switch. The framers control the 
framing format on the line as well as driving/sensing 
of the G703/G704 Interface lines. Provides line clock 
extraction. The time switch allows sw itching and 
multiplexing of voice and/or data streams.
iv) G703 Part. Provides a physical interface to a G703 line.
v) Multibus I/O Interface. Provides an interface to the 
Time Switch and Status Indicators in Multibus I/O space.
Schematics for each section of the Block Diagrams are 
shown in Appendix 4. Each section of the Block Diagrams is 
described in subsequent sections.
A1.3 BUFFERS AND ADDRESS SPACE DECODE
Reference: Drawing 1/8 Appendix 4
This section buffers the Multibus address and control lines 
and produces board memory and I/O access signals. The 
asserted low Multibus address lines are also inverted to produce 
asserted high board address lines. Address buffering is provided 
by U50, U51 and U52. Control buffering is provided by U49. U49 
also provides the address and I/O space enable signals:
MEN*
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Address and command lines are valid for a 
memory access.
IOEN* Address and command lines are valid for an access 
into I/O space.
The G703ADR PAL decodes multibus access for on-board 
memory accesses and access to the Spyders in I/O space. The 
MADDR signal, produced by U31, indicates a Multibus access into 
on board memory space. SW1 sets the base of the on board
memory in Multibus address space. The base is selectable for
each Mbyte boundary. The on board memory occupies 1 Mbyte of 
Multibus address space. The memory address map is as follows:
Spyder 1 Memory: Y00000 - Y1FFFF. 32KB SRAMs fitted.
Y00000 - Y7FFFF. 128KB SRAMs fitted.
Spyder 2 Memory: Y80000 - Y9FFFF. 32KB SRAMs fitted.
Y80000 - YFFFFF. 128KB SRAMs fitted.
The G703ADR PAL produces Multibus request lines for access 
into each Spyders memory:
MREQ1* Multibus access request for Spyder 1 memory.
MREQ2* Multibus access request for Spyder 2 memory.
The IOADDR* signal, produced by U48, indicates an access 
into I/O space. SW2 sets the base of board I/O accesses in 
Multibus I/O space. The base is selectable over each 256 Byte
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boundary in the 64KByte Multibus I/O space. Board I/O space 
occupies 256 bytes, used for Spyder I/O registers, time switch 
accesses and indicator accesses. The G703ADR PAL decodes 
accesses in I/O space for Spyder I/O registers as follows:
SA1 Pulse Spyder 1 Attention pin.
SA2 Pulse Spyder 2 Attention pin.
INTs Read Spyder 1 & 2 interrupt status onto data bus. 
CLRINT1* Clear interrupt from Spyder 1.
CLRINT2* Clear interrupt from Spyder 2.
SINIT Reset (hardware) of both Spyders.
Time switch and Indicator accesses are decoded elsewhere. 
The I/O address map is shown in Appendix 2.
A1.4 I/O SPACE INTERRUPT REGISTERS
Reference: Drawing 1/8 Appendix 4
Interrupts received from Spyder 1 and Spyder 2 are latched by 
U43a and U43b respectively. The IOINT PAL, U59, produces the 
Multibus interrupt signal in response to the latched Spyder 
interrupts. The Multibus interrupt line used to carry Spyder 
interrupts is selectable by J2.
The interrupt status may be read by the host, to determine 
the origin of the interrupt, by a INTs access. U59 places Spyder 
interrupt status onto the data bus in response to an INTs read 
request. Spyder 1 interrupt status is placed on DATO* and Spyder 2
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interrupt status on DAT1*. A "1" read, by the host, in the 
respective bit position, indicates that an interrupt has occurred.
U59 also produces Multibus transfer acknowledge, XACK* , 
for accesses in I/O space to Spyder registers and indicators. U62 
produces a delay between the beginning of the access and the 
generation of XACK*. XACK* generation for memory and time 
switch accesses is accomplished elsewhere.
NOTE: This board operates in a Multibus I Non-Bus Vectored
interrupt handling scheme.
Spyder interrupts are cleared by the CLRINT1*, or CLRINT2*, 
lines becoming asserted. CLRINT1* clears interrupt from Spyder 1 
and CLRINT2* clears interrupt from Spyder 2. These lines are 
produced by the G703ADR PAL , as discussed in Section A1.3. A read 
or write access will assert these lines. CLRINT1* and CLRINT2* 
lines are also made to be asserted during a Multibus initialisation 
sequence.
A 1 . 5  ARBITRATION AND BUFFER CONTROL CIRCUIT
Reference: Drawing 1/8 Appendix 4
The function of the arbitration section is to control Spyder 
and Multibus accesses to each dual ported Spyder memory. In 
addition, access requests from the Spyder's, DREQ* asserted, must 
be satisfied within a limited time ( 367ns with a system clock
of 16.388 Mhz ). With a typical Multibus access taking longer than
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this, some schern© must be adopted to ensure the Spyder timing 
requirement is met at all times.
A Multibus access can be broken into 4 phases:
1) Address, Command and Data (write) Setup. In this 
phase the address and data lines (for a write access) 
are set up before the arrival of the access command. 
At the conclusion of this phase MREQ1* or MREQ2* will 
be asserted for a valid access.
2) Board Access. During this phase data is transferred 
to/from the on-board memory. At the end of this phase 
XACK* is asserted.
3) Master Latency. The period required by the Master to 
respond to XACK*. During this time data read from the 
board must be held on the Multibus for the Master to latch. 
At the end of this phase the master removes the 
command.
4) Removal Phase. During this phase address, command 
and data are removed. This phase is a maximum of 65ns in 
length.
The strategy used by the Arbitration Circuit is to grant a 
Spyder DMA request at any time except during the Board 
Access phase. Relatively fast on-board memory is used to ensure 
that the Spyder timing requirement is always satisfied.
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The Arbitration Circuit controls board responses during 
the Master Latency and Removal phases. This allows some 
degree of concurrency between Multibus and Spyder accesses, 
improving throughput. The two Spyder memory spaces are 
completely separate, arbitration for each operates independently. 
For example, a multibus access to Spyder 1's memory may be 
overlapped with a Spyder 1 DMA cycle, at the same time that a 
Spyder 2 DMA cycle is occuring. The operation of the Spyder 1 and 
Spyder 2 sides is the same, the circuit will be described by 
considering the Spyder 1 side. Memory requests, from Multibus 
and Spyder, may occur at any time and are not synchronised to 
each other or the system clock. The first step is to synchronise 
requests to the system clock, ie.
Asynchronous MREQ* is converted to the synchronised 
signal MREQs*.
Asynchronous DREQ* is converted to the synchronised 
signal DREQs*.
MREQs* is produced by U33 and DREQs* is produced by U34.
The ARBITER PAL, U33, arbitrates between MREQS* and 
DREQs* requests. The granting of a request from Multibus is 
indicated by the signal MGNT* becoming asserted. The granting of 
a request from the Spyder is indicated by the signal DGNT (MBEN*) 
becoming asserted. A Multibus request will be granted under 
the following conditions:
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- A Spyder request has not been granted.
- Any previous Multibus access has concluded.
The Board access stage of a Multibus access is timed by 
the signals MDONE1 and MDONE2. MDONE1 becomes asserted half 
way through the Board access phase and MDONE2 becomes asserted 
at the conclusion of the Board Access phase. Both signals remain 
asserted until the end of the Master Latency period and are 
dissasserted during the Removal Phase. A Spyder DMA request 
will be granted under the following conditions:
- A Multibus request is not being made.
- Any Multibus grant has concluded the Board Access phase.
This means that a if a Multibus and Spyder request arrive 
together then the Multibus request will be granted before the 
Spyder request. As a Multibus grant can be made within the timing 
limitations of the Spyder request, this scheme saves time by 
not making the Multibus request wait will the Spyder request is 
serviced.
A1.5.1 DETAILED ARBITRATION TIMING
The timing of an arbitration request is shown in Figure A3. 
This shows a Multibus and Spyder request arriving
simultaneously. The Multibus request is granted followed by the 
Spyder request.
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MREQ*
DREQ*
MREQS*
DREQS*
MGNT*
DGNT
MBEN*
SPYEN*
DACK*
MD0NE1*
MD0NE2*
XACK*
Figure A3 Arbitration Timing
At the clock period after DREQs* and MREQs* arrive, the 
MGNT signal is asserted to grant the Multibus request. The DGNT 
signal remains disasserted. DGNT is also the enable for Multibus 
address and control buffers to the memory system, MBEN* , which 
is asserted when DGNT is not asserted. This means that the 
Multibus buffers to memory are enabled at all times, except
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when a Spyder request has been granted.
One clock period after MGNT*, MDONE1* becomes asserted 
which disasserts MGNT* at the next clock edge. MDONE2* becomes 
asserted at this next clock edge as well. The assertion of 
MDONE2* asserts XACK*, which was enabled with MREQ*, to 
signal transfer complete to the Multibus master. Further 
arbitration on MREQS* is disabled until the end of the Multibus 
access phase.
One clock period after MDONE2* indicates the end of the 
Board Access phase ( and MGNT* was disasserted ), the Spyder 
request is granted by DGNT becoming asserted. This disables the 
Multibus address and control buffers to memory. After 1/2 a clock 
period, the Spyder control buffers are enabled to memory. This 
1/2 cycle delay removes contention between Multibus and Spyder 
buffers. Finally , after the buffers are enabled, DACK* is sent to 
the Spyder to allow it to begin its memory access.
Meanwhile, the Multibus Master Latency phase is continuing. 
Read data is held on the Multibus, for the Master, by latches in 
the Data Switch. These latches were latched by the MGNT* 
becoming disasserted. At the end of the Master Latency phase the 
Removal Phase is indicated by MREQ* becoming disasserted. This 
removes XACK* from Multibus and re-enables arbitration for 
further Multibus requests.
The end of the Spyder access phase is indicated by the 
Spyder removing DREQ*. When DREQs* becomes disasserted the
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Spyder buffers are disabled and DACK* is disasserted. One clock 
cycle later, DGNT becomes asserted, allowing Multibus requests 
to be granted, and Multibus buffers are re-enabled.
The worst case delay between DREQ* and DACK* can be 
calculated. The worst case delay occurs when the Multibus and 
Spyder request arrive together. The worst case delay between 
DREQs* and DACK* is then:
( DREQs* - DACK* )wc -  4.5 x TCLK + 2 x TPAL ( 1 )
where: TCLK = system clock period = 61ns
TPAL = PAL delay = 15ns (max)
The worst case delay between DREQ* becoming asserted and 
DREQs* becoming asserted is when DREQ* just misses the clock 
edge and has to wait until the next edge. Therefore the worst case 
delay between DREQ* and DACK* is:
( DREQ* - DACK* )wc = (DREQs* - DACK*)wc + TCLK ( 2 )
= 5.5 x TCLK + 2 x TPAL
i
= 365ns (max)
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A1.5.2 BUFFER CONTROL
The BUFCTL PAL controls buffers in the Data Switch and 
Spyder Systems to ensure correct sharing of the memory system 
buses. It operation is spelt out more fully in the Sections 
describing the Data Switch and Spyder System designs.
A1.6 DATA SWITCH
Reference: Drawing 2/8 Appendix 4
The data switch controls transfers on the Multibus data 
lines, according to control signals from the Arbitration and Buffer 
Control Circuits.
The functions of the data switch are:
- To buffer Multibus write data to the memory system during 
the Board Access phase.
- To latch read data at the end of the Board Access phase 
and hold it on the Multibus during Master Latency phase.
- To perform byte swapping during byte accesses across 
Multibus ( for reasons given in Section A1.6.3, below ).
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A1.6.1 MULTIBUS WRITE ACCESS
For write accesses DWE* is used to enable the low order 
data buffer and DWEH* is used to enable the high order data buffer. 
During a write cycle DWE*, generated by BUFCTL PAL, enables U55 
at the start of Board Access phase. It is removed 1/2 cycle after 
MGNT to ensure that valid data exists at the memory when the 
memory write signal arrives at the memory. The memory write 
signal, MWC*, has its active edge when MGNT* becomes
disasserted. It is also buffered before reaching the memory 
system. The 1/2 cycle extension of DWE* is necessary to ensure 
that valid data exists for the write. Note that is at least 1 cycle 
after MGNT before the Spyder can be granted memory access, 
ensuring that contention does not occur. DWEH* is only enabled 
during 16 bit Multibus transfers. It is disabled during 8 bit 
operations to allow the byte swap buffer to swap bytes. Aside 
from this case the enabling and disabling of DWEH* is the same as 
that for DWE*.
A1.6.2 MULTIBUS READ ACCESS
During read access data is latched into U54 and U56 at 
the conclusion of the Board Access phase ( rising edge of 
MGNT* ). Enabling of data onto the Multibus is controlled by DRE*. 
It is held on the Multibus during Board Access and Master Latency 
Phase ( data is latched and updated at the end of the Board Access 
phase) and is removed during the Removal Phase.
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A1.6.3 BYTE SWAPPING
During 8 bit operations (Multibus BHE*, board BBHEN*, 
not asserted) all data is transferred to/from Multibus on the even 
order Multibus data lines ( DAT0-DAT7 ). During a transfer 
involving the odd order byte, it is necessary to swap the byte from
odd order to/from even order data lines. U35 accomplishes this 
under control of ENBSW*.
During an odd byte read access, ENBSW* is only enabled for 
the time necessary to latch the data into U56 and U54. That is, 
only during the Board Access phase. Note that the data latched 
into U54 will be the same as that latched into U56 , but the data 
on U54 will be ignored on the Multibus.
During an odd byte write access, ENBSW* is enabled with 
DWE* to ensure correct latching by memory. Note that the data 
present on the even byte of the memory data will be ignored by the 
memory system.
A1.7 SPYDER SYSTEMS
Reference: Drawings 3/8 and 4/8 Appendix 4
The operation of the data switch for both Spyder systems is 
the same, the circuit will be described by considering the side 
associated with the Spyder 1.
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U12, U13 and U11 buffer address lines from Multibus. They
are controlled by MBEN* (ie ! DGNT ). During periods when the 
Spyder does not have the bus its address and data lines are in 
the high impedance state.
U22 multiplexes the Multibus and Spyder control lines. 
During periods when the Spyder has not been granted the bus its 
control lines are not high impedance, and must specifically be 
removed from the memory system.
A1.8 MEMORY SYSTEMS
Reference: Drawings 3/8 and 4/8 Appendix 4
- Dual ported SRAM accessible from the Spyder and 
M ultibus
- A 4 byte configuration register accessible only by the 
Spyder at address FFFFFC.
The operation of both memory systems is the same, the 
circuit will be described by considering memory system 1.
Consider the Spyder 1 side 3/8. The MEMSEL PAL decodes 
memory address lines to provide chip select lines for the SRAM. 
It also produces an ECONFIG*, signal used to enable the 
configuration register. The SRAM size is selectable by J1 as 
fo llo w s .
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- J1 Not Connected. For use with 32k x 8 SRAMS. The 
memory system is then equipped with 128 Kbytes.
- J1 Connected. For use with 128k x 8 SRAMS. The memory 
system is then equipped with 512 Kbytes.
In order to meet the Spyder memory access times, fast 
SRAM and fast decoding PALS have been used. Use has been made 
of the fastest available SRAM, at 100ns access time. The Spyders 
require a maximum read access time, from AVAL1* becoming 
valid, of 120ns(max). The SRAM has an access time, from chip 
select, of 100ns(max). The delay from AVAL* being asserted to 
chip selects becoming asserted is 10(min) 20(typ) - 30(max) ns.
Thus, in the typical case the requirements are met but a potential 
problem exists if conditions occur such that the maximum timings 
apply, which may require the use of even faster RAM as it becomes 
available.
U20 and U21 provide the contents of the Spyder
configuration register, when enabled by ECONFIG*. The contents of 
U20 and U21 (all 0's) points to the very bottom of memory, where 
the Spyder will then look for its configuration parameters. 
ECONFIG* can only be generated by the Spyder accessing memory.
141
A1.9 LINK SYSTEM MULTIBUS I/O INTERFACE
Refer: Drawing 5/8 Appendix 4
The Link System Multibus I/O Interface interfaces the time 
switch and the indication circuitry to the Multibus. For time 
switch access the function of the circuit is to make the Multibus 
look like a 6800 type bus to the Time Switch. Being designed for 
6800 type buses, the time switch expects the following signals:
- A chip select, TSS*.
- A read or write qualification, R/W*.
- A data strobe signal, DS.
The time switch and indicators of the Link System reside in 
the 64Kbyte Multibus I/O space. The I/O address map is shown in 
Appendix 2.
The LINKCTL PAL, U60, controls time switch and indicator 
access. Accesses to the time switch generate the time switch 
select signal TSS*. Accesses to the indicators generate the signal 
INDCP*, which is used to latch data on the data bus into the 
indicators. U57 buffers Multibus DATO* -DAT7* for use with the 
time switch and indicators. It is enabled by ENLBF*, when the 
LINKCTL PAL decodes valid time switch or indicator accesses. 
The direction of the buffer, during reads and writes, is 
controlled by R/W*. R/W* is the single line representation of the 
Multibus I/O board read and write commands, BIORC* and BIOWC*. 
R/W* = 1 indicates a read access and R/W* indicates a write
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access. Note that after a read or write access, R/W* will
retain its state until the next read/write access.
Conveniently, R/W* is exactly the signal required by the time 
switch to indicate read or write accesses.
For time switch accesses, U45a-d produce a delay on the 
time switch select signal , TSS*, used to generate DS. The time 
switch requires TSS* and R/W* to be set up before DS arrives. DS 
must also be removed before, or with, TSS* and before R/W*. 
Refer to Mitel 8980 data [A2] for exact timing requirements. The 
time switch DTA* line is used , by LINKCTL PAL, to supply 
Multibus XACK* only for Time Switch accesses.
Note: Recall that production of XACK for indicator accesses is 
performed by IOINT PAL in 1/8.
A1.10 G704 MAIN PART
Refer: Drawing 6/8 Appendix 4
The G704 Main Part comprises the Framers, Time Switch 
and associated circuitry.
The G704 Main Part performs the following functions:
- G703/G704 Interface Driving and Sensing.
- Line Coding and Decoding.
- Framing and Deframing.
- Loss of Signal Detection.
- System Frame Switching.
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U18 and U9 perform the framer functions. Depending upon the 
line system, U18 and U9 will be:
2048kbps line systems: Mitel MH89790
1544kbps line systems: Mitel MH89760
As the two chips are pin compatible, Drawing 6/8 details 
both 2048kbps and 1544kbps configurations, represented as a 
single generic chip encompassing the pin assignments for both 
of the individual chips.
Data received from the G704/G703 Interface enters on pins 
RxR and RxT. The line clock is extracted by an internal clock 
extractor (current injection type) and is available for examination 
on pins 3 & 19 (E2o & E1.5o). Variable inductors L1 and L2 must 
be manually tuned to ensure correct operation.
Tuning is accomplished as follows:
- With no input signal present, measure the frequency of
E2o or E1.5o.
- Adjust L1/L2 to achieve:
E2o 2.048Mhz +/- 100 Hz. 
E1.5o 1.544Mhz +/- 200 Hz.
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The extracted clock is divided by 256 to form an 8kHz 
synchronisation signal on E8ko. This is used to form SYN1 and 
SYN2, which are the synchronisation signals for the Link in and 
AUX in links respectively. These signals are used to allow the 
Clock Circuitry to synchronise the system clocks (C2 & C4) to the 
received line clock frequency.
The received pulses are made available on RxA & RxB to be 
NANDed together to form a single rail unipolar RZ data signal for
input to RxD.
A1.10.1 LOS Detect
The LOS Detect circuitry examines the RxD signal to detect 
Loss of Line Signal. Consider the LOS detect circuitry for framer 
0. The output of U17a is integrated by R20 and C30 . With no pulse 
present U17a output is low, high when pulse present. For the 
general case with consecutive 1's and 0's the average C30 
voltage will be about 2.4V. This voltage is compared by U30c 
with a voltage of about 0.6V. For inputs above this (data 
present) output of U30c and U30d is low. When no data (all 0's) are 
on the line the C30 voltage will drop below the 0.6V threshold 
after about 300 consecutive 0's. The outputs of U30c and U30d 
will become high, indicating Loss of Signal, LOS. The LOS signal 
is entered on the general purpose XS pin, to be read as part of the 
framer status stream.
The received data is decoded and deframed and then written 
into a two frame elastic buffer, by the extracted line clock, and
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read from the buffer using C2 system clock, controlled by the 
system frame pulse, F. The data read from the buffer is output in a 
system frame on the DSTo pin. On the transmit side, system 
frames entering pin DSTi are framed and encoded. For T1 systems, 
this data is written into a buffer under control of the C2 system 
clock. It is read from the buffer under control of the C1.5 
system clock. Data is output to the G704/G703 interface via 
pins OUTA and OUTB.
Framer control information is input in a system frame, via 
CSTiO and CSTil. Framer status information is output in a system 
frame via CSTo. The interpretation of bits within these streams, 
for 2048kbps CEPT, is detailed in Appendices 8 & 9 of [A1]. For 
1544kbps ESF systems the possibility of using a 4kbps Facility 
Data Link (FDL) exists in ESF mode. The following lines are made 
available by the Link System:
- TxFD1 Transmit line for FDL along AUX Link out.
- TxFDCkl 4kHz clock, provided by the Link System, for
TxFD1. Data on TxFD1 clocked out on rising edge.
- RxFD2 Receive data line for FDL along AUX Link in.
- RxFDCk2 4kHz clock, provided by the Link System for
RxFD2. Data is clocked in on RxFD2 on falling edges.
- TxFD2 Transmit line for FDL along Telecom Link out.
- TxFDCk2 4kHz clock, provided by the Link System, for
TxFD2. Data on TxFD2 clocked out on rising edge.
- RxFD1 Receive data line for FDL along Telecom Link in.
Data is clocked in on RxFD1 on falling edges.
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It is expected that the FDL's will be implemented by using 
an external Serial Communications chip with these lines.
A1.10.2 System Frame Switchinn
System frames entering the STi pins of U44 are switched to 
output system frames departing on STo pins of U44. U44, the
Mitel 8980, allows per-channel switching of system frames.
Streams ST6 and ST7 are made available to interface to two 
Spyders, to enable data to be made available for switching. The 
Spyder clock and synchronisation signals are produced by the Clock 
and Timing Control circuitry.
A1.11 CLOCK AND TIMING CONTROL
Refer: Drawing 7/8 Appendix 4 
A1.11.1 Clock Control
U47 and U6 provide the two master clocks for the Link 
System: one at 2x16.388Mhz and one at 2x12.355MHz. The U6 clock 
is divided by U7a and U7b, each by two, to form two 16.388Mhz 
clocks, 1C16 and 2C16, together with their inverses 1C16* and 
2C1 6*.
1C16 and 2C16 are used to supply a 16.388Mhz clock to each 
of the Spyders. The 1C16 clock is also used to derive the 2.048Mhz 
C2 clock and the 4.096Mhz C4 clock.
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The U47 clock is divided by U46a to form a 12.355Mhz clock, 
C12, for use by the Link System with 1544kbps systems. The C12 
clock is used to derive the T1 line clock, C1.5, at 1.544MHz.
The two master Link System clocks, 1C16 and C12, are 
input to U61. U61 is a dual Digital Phase Lock Loop. The function
of the dual DPLL is to produce system and line clocks which are 
synchronised to the desired incoming line clock. The two 
DPLLs, called DPLL 1 and DPLL 2, can be made to synchronise their 
outputs to an 8kHz pulse, called a synch pulse, appearing on the 
C8Kb pin of U61. DPLL1 derives its outputs from the 1C16 clock 
and DPLL 2 derives its outputs from the C12 clock.
Each G704 Framer ( U9 and U10) produces an 8 kHz pulse 
signal synchronised to the received line clock, extracted from its 
digital link. Strap selection allows either of these signals to 
appear on the C8Kb pin, in order to achieve EXTernal 
synchronisation. The two digital links are called LINK and AUX. The 
INT strap selection overrides synchronisation to the pulse on C8Kb 
and produces free-running clocks.
Specifically the dual DPLL produces:
- A 2.048MHz (nom) clock, C2, that has 256 cycles within 
a synch pulse period. A 4.096Mhz (nom) clock, C4, that is 
twice the frequency of C2. The inverses of these two 
clocks are also produced. These clocks are produced by 
DPLL 1.
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- A 1.544Mhz (nom) clock, C1.5, that has 193 cycles 
within a synch pulse period. The inverse clock is also 
produced. These clocks are produced by DPLL 2.
- An 8kHz (nom) frame pulse, F, that marks the frame 
boundary of 32 by 8bit channel system frames. Produced 
by DPLL 1.
The C2 clock is used as the system clock for the framers and
its inverse is used as the TxCLK and RxCLK for the two Spyders.
The C4 clock is used as the system clock for the time space 
switch. The C1.5 clock is used as the line clocks for the framers in 
T1 systems.
The lock range of the DPLL is +/- 1.04Hz w.r.t. the 8kHz 
synch pulse. This translates to: 266Hz for 2.048Mhz systems and 
200Hz for 1.544Mhz systems. These lock ranges meet the line 
frequency tolerances specified by G703.
A1.11.2 Timing Control
The C2 clock is used to drive the Timing circuitry. U63 
and U65 are cascaded synchronous counters. The lower 3 bit
output of U63 gives the current bit number, 0-7, within the
current system frame channel. The high bit of U63, together with 
the 4 bits of U64, give the current channel number, 0-31, within 
the frame. Both counters are cleared by the frame pulse F to 
ensure that counts are synchronised to system frames. The
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LINKCLK PAL, U65, decodes the binary bit number and the binary 
channel number of the first 8 channels.
Examination of the Spyder timing requirements shows that 
the RISYN line is asserted during bit 0 of channel 0. The LINKCLK 
PAL detects this condition to produce RISYN. The TISYN line is 
required to be asserted during bit 7 of channel 31. The carry 
outputs , Co, of the counters, are both asserted during this time. 
The LINKCLK PAL uses these outputs to produce TISYN.
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A1.12 INDICATORS
Refer: Drawing 5/8 Appendix 4
The indicators provide 8 LEDs for on-board alarm/error 
indication. U8 latches TD0-TD7 on the rising edge of INDcp*. 
The latched data appears on Q0-Q7, which drives the low current 
LEDS, D1-D7.
The expected usage of the LEDS is as follows:
Bit 0 LED 1 LOS from Telecom Link In.
Bit 1 LED 2 SLIP Link in path.
Bit 2 LED 3 ALARM condition on Telecom Link in. ie. 
TFSYN, MFSYN, CRCSYN,RFALM or RMFALM for 
Link in.
Bit 3 LED 4 Consequent Action being applied to Link out. 
ie TXAIS, TXAIS16, FALM or MFALM to Link 
out.
Bit 4 LED 5 LOS from AUX Link In.
Bit 5 LED 6 SLIP AUX in path.
Bit 6 LED 7 ALARM condition on AUX in. ie. TFSYN, 
MFSYN, CRCSYN,RFALM or RMFALM for AUX in.
Bit 7 LED 8 Consequent Action being applied to AUX out. 
ie TXAIS, TXAIS16, FALM or MFALM to AUX out
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A1.13 G703 PART
Refer: Drawing 8/8 Appendix 4
The G703 Part Interfaces to a 2048kbps CEPT coaxial line 
system.
A1.13.1 Receive Side
On the receive side, data from the CLTE is input, via BNC 
female connectors, to the G703 Part for both the Link in and AUX 
in paths. The pulse transformers T1 and T2 convert the balanced 
line pulses into two lines: a positive mark line and a negative mark 
line.
The winding ratio of N=14:19 provides amplification of the 
line pulses for transmission across the G704/G703 interface. R1 & 
R2 and R3 & R4 provide impedance matching between the line and 
the G704/G703 interface receive lines. A 300 ohm impedance is 
seen across the positive and negative mark lines of the 
G704/G703 Interface, from the G703 Part side. Thus, the 
impedance seen from the primary side of the pulse transformer is:
Zp = ( R1+R2+300 ) x N x N /4 _ (A1.1)
o r
Zp =73.3 ohms
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This translates to a line voltage reflection coefficient of: 
Z p - Z o
pv = -------  (A1 .2)
Zp + Zo
where Zo = Coax lmpedance=75ohms 
or
pv -  - 0.0115
The return loss of the line input can then be found from:
R = 20 log ( 1 / |pv| ) dB (A1.3)
or
R = 38.8 dB
This is well within the G703 specification which specifies 
a maximum return loss of 12 dB.
A1.13.2 Transmit Side
The positive and negative mark lines of the G703/G704 
Interface provide transistor switches to ground for the 
transmission of marks. The basic idea behind the use of the pulse 
transformer to generate line voltages is to keep the current 
entering the primary side of the transformer as linear as possible. 
In this way the voltage appearing at the secondary (line) side of 
the transformer is a step ( the derivative of the linear primary
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current ).
The network comprising D1,D2, R15, R18, R16 produces the 
pulse shape in compliance with the G703 pulse mask. R15 and R18 
provide a load on the secondary winding to "damp" gross 
variations during current switch off periods. D1 and D2 provide 
isolation of the secondary windings during current "on" periods.
U1 produces an adjustable voltage with which to drive the 
output pulse transformers. VR1 allows fine-tuning of the
output pulse amplitude, to meet G703 requirements over a 
range of component tolerances.
The final output network is a line impedance matching 6dB 
pad. The network "cushions" the drive stage from gross variations 
in line impedance. For a 75 ohm impedance line the output of 
the pulse transformer sees 75 ohms through the network. The 
pulse transformer output voltage is reduced by half through the 
network. For an open circuit line, the pulse transformer sees a 
90 ohm impedance. For a short circuit line the pulse
transformer sees 46 ohm through the network.
1 5 4
APPENDIX 2
HIGH SPEED LINK SYSTEM ADDRESS MAP
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The allocation of the 256 byte I/O space is in the order: 
Spyder I/O space, followed by the indicators and finally the Time 
Switch. The I/O memory space is as follows:
R e g is te r M u ltib u s  I/O A ddress.
SA1 zzoo
SA2 ZZ10
INTs ZZ20
CLRINT1 ZZ30
CLRINT2 ZZ40
RESs ZZ50
Ind ica tors ZZ60
TS CR ZZ80 - ZZ8F
TS ChO ZZ90
TS Ch1 ZZ91
TS Ch2 ZZ92
TS Ch31 ZZ9F
TS CR = Time Switch Control Register.
Where: ZZ is selected DIP switch SW2.
The memory address map is:
Spyder 1 Memory. Y00000 - Y7FFFF 
Spyder 2 Memory. Y80000 - YFFFFF
Where Y is given by DIP switch S1 setting.
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APPENDIX 3
G703/G704 INTERFACE SPECIFICATION
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A) L ines Used To T ransfer In fo rm ation
Line # Description.
1 Chassis GND
2 Positive Received Mark. Link
3 Negative Received Mark. Link
4 Signal GND Link
5 Positive Transmitted Mark. Link
6 Negative Transmitted Mark. Link
7 Chassis GND
8 Positive Received Mark. Link
9 Negative Received Mark. Link
1 0 Signal GND Link
1 1 Positive Transmitted Mark. Link
1 2 Negative Transmitted Mark. Link
1 3 Chassis GND
1 4 Positive Received Mark. Link
1 5 Negative Received Mark. Link
1 6 Signal GND Link
1 7 Positive Transmitted Mark. Link
1 8 Negative Transmitted Mark. Link
1 9 Chassis GND
20 Positive Received Mark. Link
21 Negative Received Mark. Link
22 Signal GND Link
23 Positive Transmitted Mark. Link
24 Negative Transmitted Mark. Link
25 Chassis GND
26 - 30 Spare
31 +5V supply
32 +12V supply
33 -12V supply
34 Supply GND
35 Chassis GND
36 Reserved for Control/Status Line
37 Reserved for Control/Status Line
38 Reserved for Control/Status Line
39 Reserved for Control/Status Line
40 Chassis GND
1
1
1
1
1
2
2
2
2
2
3
3
3
3
3
4
4
4
4
4
1
2
3
4
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Notes:
i) Chassis GND refers to Chassis or frame earth. Signal GND, 
or analog GND, for Line X refers to OV reference point and 
return line for mark lines of Line X.
ii) Control/Status Lines are reserved for possible future use.
iii) Supply lines may be used for power supply to the G703 
Part in situations when no I/O board power exists for G703 
Part supply.
B) In fo rm a tio n  T ransfe r M ethod
The positive and negative mark lines carry a pseudo
ternary, split phase, RZ signal that together are a representation of 
a bipolar RZ AMI signal that carries clock and data signals.
In the transmit direction a mark is represented as a low 
impedance transistor switch to ground. A space is represented as 
a high impedance open line condition.
In the receive direction a mark is represented as a voltage 
greater than 1.2V and a space is represented as a voltage less 
than 0.3V. Voltages are with respect to the signal ground.
The line code used will depend upon the system being
interfaced to. May be AMI, HDB3, B8ZS, ZCS, or other as appropriate.
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